# **GD** CONTROL DATA

# CPU, CM, IOU MAINTENANCE REGISTERS

CODES BOOKLET

REVISION RECORD				
REV	DESCRIPTION			
A (12-30-82)	Manual released.			
B (07-08-83)	Manual revised; includes En- gineering Change Order 44612. This edition obsoletes all previous editions.			
C (07-14-84)	Manual revised to add support of CYBER 170 Model 845 and CYBER 180 Models 810, 830, 835, 840, 845, 850, 855, 860, and 990 Computer Systems. Because extensive changes are made, change bars and dots are not used, and all pages reflect the latest revision level. This edition obsoletes all previous editions.			
D (04-25-86)	Manual revised; includes Engineering Change Order 46744. Because extensive changes are made, change bars and dots are not used, and all pages reflect the latest revision level. This edition obsoletes all previous editions.			
Publication No. 60458110				

Revision letters I, O, Q, S, X, and Z are not used.

#### Address comments to:

Control Data Corporation Technology and Publications Division 4201 North Lexington Avenue St. Paul, Minnesota 55126-6198

ol982, 1983, 1984, 1986, 1987 by Control Data Corporation All Rights Reserved Printed in USA

REVISION RECORD				
REV	DESCRIPTION			
E (08-15-86)	Manual revised; includes Engineering Change Order 47774. Because extensive changes are made, change bars and dots are not used, and all pages reflect the latest revision level. This edition obsoletes all previous editions.			
F (12-01-86)	Manual revised; includes Engineering Change Order 48300. Because extensive changes are made, change bars and dots are not used, and all pages reflect the latest revision level. This edition obsoletes all previous editions.			
G (04-10-87)	Manual revised; includes Engineering Change Order 48575. Front cover, pages 5 through 11, 13 through 17, 21 through 25, 44 through 46, 48 through 54, 56 through 58, 60 through 62, 64 through 66, 68, 69, 134 through 136, 140			
	through 149, 172 through 180, 182 through 188, 190 through 194, 196 through 198, 200 through 202, and 204 through 207 are revised. Pages 208 through 211 are added.			
H (12-02-87)	Manual revised; includes Engineering Change Order 49297. Change bars and dots are used to indicate new and revised material.			
J (06-30-88)	Manual revised; includes Engineering Change Order 49723. Pages 5 through 11, 13/14 through 17, 21 through 25, 70 through 113, 134 through 136, 139.0 through 141, 166, 172 through 180, 182 through 188, 190 through 194, 196 through 198, 200 through 202, and 204 through 211 are revised.			
Publication No. 60458110				

#### PREFACE

This maintenance register codes booklet provides bit descriptions of all maintenance registers for the CONTROL DATA® CYBER 170 Computer Systems, Models 815, 825, 835, 845, and 855, the CDC® CYBER 180 Computer Systems, Models 810, 830, 835, 840, 845, 850, 855, 860, 990, and the CDC CYBER 840S, 845S, 855S, 840A, 850A, 860A, 870A, 990E, 992, 994, and 995E Computer Systems.

The systems publication index following the preface lists the hardware reference manuals that are applicable to the computer systems listed above.

Refer to the Literature and Distribution Services Catalog for the latest manual revision levels and literature ordering procedures.

#### NOTE

Abbreviations listed under the Detected Uncorrected Error (DUE) columns refer to:

- P = Precise DUE (retryable)
- I = Imprecise DUE (nonretryable)
- N = Non-retryable DUE

#### SYSTEM PUBLICATION INDEX

HARDWARE REFERENCE MANUALS

CDC CYBER 170/180 MBDELS BIO, 815, 825, 830, 835, 840, 845, 850, 855, 860, 865, 875, AND 990

CYBER 840S; 845S, 855S, 840A, 850A, 860A, 870A, 990E, 995E, 992, AND 994

CYBER 170 STATE HARDWARE REFERENCE MANUALS

CYBER 170 MODELS BIS AND BOS (CYBER 170 STATE)
HARDWARE REFERENCE MANUAL
60469350

CYBER 180 MODELS BIO AND 830 (CYBER 170 STATE)
HARDWARE REFERENCE MANUAL
60469420

CYBER 170 MODELS 835. 845. AND 855 CYBER 180 MODELS 835. 840. 845. 850. 855. 860. AND 990 CYBER 990E. 995E. AND 994 (CYBER 170 STATE) HARDWARE REFERENCE MANUAL 60468290

CYBER 170 MODELS 865 AND 875 (CYBER 170 STATE)
HARDWARE REFERENCE MANUAL
60458920

CYBER B40S, B45S, AND B55S (CYBER 170 STATE) HARDWARE REFERENCE MANUAL 60463390

CYBER 840A, 850A, 860A, AND 870A (CYBER 170 STATE) HARDWARE REFERENCE MANUAL 60463560

VIRTUAL STATE HARDWARE REFERENCE MANUALS

CYBER IBO MODELS BIO AND B30 (VIRTUAL STATE) VOLUME I HARDWARE REFERENCE MANUAL 60469680

CYBER 170/180 M20EL 835 (VIRTUAL STATE) VØLLUME I HARDWARE REFERENCE MANUAL 60469690

CYBER 170 MXDELS 845 AND 855 CYBER 180 MXDELS 840, 845, 850, 855. AND 860 (VIRTUAL STATE) VXLUME I HARDWARE REFERENCE MANUAL 60461320

CYBER 180 MODEL 990
CYBER 990E, 995E, 992, AND 994
(VIRTUAL STATE) VOLUME I
HARDWARE REFERENCE MANUAL
60462090

CYBER 170 MBDELS 815, 825, 835, 845, AND 855 830, 835, 840, 845, 850, 855, 860, AND 990 CYBER 9306, 935E, 932E, AND 994 (VIRTUAL STATE) MANUAL STATE MANUAL 60458890

CYBER 840S. 845S. AND 855S (VIRTUAL STATE) WOLUME I HARDWARE REFERENCE MANUAL 60463400

CYBER 840S, 845S, AND 855S (VIRTUAL STATE) VOLUME II HARDWARE REFERENCE MANUAL 60463410

CYBER 840A, 850A, 860A, AND 870A (VIRTUAL STATE) VOLUME I HARDWARE REFERENCE MANUAL 60463570

CYBER 840A, 850A, 860A, AND 870A (VIRTUAL STATE) VOLUME II HARDWARE REFERENCE MANUAL 60463580

SISSNEEN BIO

#### CONTENTS

Models	Register Number	Page Number
Introduction SS Register (Models 810 through 990; CYBER 8405, 8455, 8555, 840A, 850A, 860A, 870A, 992, 994, 990E, 995E)	(00)	13/14 15
EID Register (Models 810 through 990; CYBER 8405, 8455, 8555, 840A, 850A, 860A, 870A, 92, 994, 990E, 995E)	(10)	16
PROC-810, 830 Control Store SECDED Errors	(81)	18
Register PROC-810, 830 MCEL Register	(93)	19
PROC-815, 825 MCEL Register	(93)	20
PROC-810 through 990, 840S, 845S, 855S, 840A, 850A, 860A, 870A, 992, 994, 990E, 995E PID Register PROC-810 through 390, 840S, 845S, 855S, 840A, 850A, 860A, 870A, 992, 994, 990E, 995E OI Register	(11)	21
PROC-810, 815, 825, 830 DEC Register PROC-810, 815, 825, 830 CSR Register PROC-810, 815, 825, 830 CSR Register PROC-810, 815, 825, 830 CSR Register PROC-810, 815, 825, 830 PTM Register	(30) (31) (32) (80/90) (A0)	26 28 29 30 32
PROC-835 EC/DEC Register PROC-835 PFSD Register PROC-835 PFSD Register PROC-835 CCEL/MCEL Register	(20/30) (80) (81) (92/93) (A0)	34 36 38 40 42

	<u>Models</u>	Register Number	Page Number
	PROC-840, 845, 850, 855, 860, 840S, 845S, 855S,		
	84UA, 85UA, 86UA, 870A DEC Register	(30)	44
	PROC-840, 845, 850, 855, 860, 840S, 845S, 855S, 840A, 850A, 860A, 870A CSA Register	(21)	
	PROC-840, 845, 850, 855, 860, 840S, 845S, 855S,	(31)	46
	840A, 850A, 860A, 870A PFS0 Register	(80)	48
	PROC-840, 845, 850, 855, 860, 840S, 845S, 855S,		
	840A, 850A, 860A, 870A PFS1 Register PROC-840, 845, 850, 855, 860, 840S, 845S, 855S,	(81)	51
	840A, 850A, 860A, 870A PFS2 Register	(82)	52
	PROC-840, 845, 850, 855, 860, 840S, 845S, 855S.		32
	840A, 850A, 860A, 870A PFS3 Register	(83)	54
	PROC-840, 845, 850, 855, 860, 840S, 845S, 855S, 840A, 850A, 860A, 870A PFS4 Register	(84)	56
	PROC-840, 845, 850, 855, 860, 8408, 8458, 8558	(04)	36
	84UA, 85UA, 86OA, 87OA PFS5 Register	(85)	58
	PROC-840, 845, 850, 855, 860, 840S, 845S, 855S, 840A, 850A, 860A, 870A PFS6 Register	(86)	
	PROC-840, 845, 850, 855, 860, 840S, 845S, 855S.	(86)	60
	840A, 850A, 860A, 870A PFS7 Register	(87)	62
	PROC-840, 845, 850, 855, 860, 840S, 845S, 855S, 840A, 850A, 860A, 870A PFS8 Register		
	PROC-840, 845, 850, 855, 860, 840S, 845S, 855S,	(88)	64
	840A, 850A, 860A, 870A PFS9 Register	(89)	66
	PROC-840, 845, 850, 855, 860, 840S, 845S, 855S,		•
	840A, 850A, 860A, 870A PTM Register	(A0)	68
ı	PROC-990, 992, 994, 990E, 995E DEC Register	(30)	70
۱	PROC-990, 992, 994, 990E, 995E PFSO Register	(80)	74
l	PROC-990, 992, 994, 990E, 995E PFS1 Register	(81)	76
	PROC-990, 992, 994, 990E, 995E PFS2 Register PROC-990, 992, 994, 990E, 995E PFS3 Register	(82)	78
	PROC-990, 992, 994, 990E, 995E PFS4 Register	(83)	80
	PROC-990, 992, 994, 990E, 995E PFS5 Register	(84)	82
	PROC-990, 992, 994, 990E, 995E PFS6 Register	(85) (86)	84 86
	PROC-990, 992, 994, 990E, 995E PFS7 Register	(87)	88
	PROC-990, 992, 994, 990E, 995E PFS8 Register	(88)	90
	PROC-990, 992, 994, 990E, 995E PFS9 Register	(89)	92
		1,	32

	<u>1</u>	Models	Register Number	Page Number
ı	PROC-990, 992, 9	94, 990E, 995E PFSA Register	(8A) (8B)	94 96
	PROC-990, 992, 9	94, 990E, 995E PFSB Register 94, 990E, 995E PFSC Register	(8C)	98
1	PROC 990, 992, 9	94, 990E, 995E PFSD Register	(8D)	100
Ł	DBOC-990, 992, 9	94, 990E, 995E PFSE Register	(8E)	102
•	PROC-990, 992, 9	94, 990E, 995E PFSF Register	(8F)	104
	PROC-990, 992, 9	94, 990E, 995E PTM Register	(A0)	106
1	PROC-990, 992, 9	94, 990E, 995E PTM Register	(A1)	108
	PROC-990, 992, 9	94, 990E, 995E PTM Register	(A2)	110 112
ı	PROC-990, 992, 9	94, 990E, 995E PTM Register	(A3)	112
			(12)	115
	MEM-810, 830 OI		(20)	116
	MEM-810, 830 EC		(21)	118
	MEM-810, 830 B R MEM-810, 830 CEL		(A0)	120
	MEM-810, 830 UEL		(A4)	122
	MEM-810, 830 UEL		(8A)	124
	MEM-815, 825 EC	Register	(20)	126
	MEM-815, 825 CEL		(A0)	128
	MEM-815, 825 UEL	1 Register	(A4)	130
	MEM-815, 825 UEL	2 Register	(A8)	132
	MEM-810 through	990, 840S, 845S, 855S, 840A,		
1		870A, 992, 994, 990E,	(12)	134
1	995E OI Regi	990, 840S, 845S, 855S, 840A,	(12)	
1	MEM-810 through	870A, 992, 994, 990E,		
1	995E FRC Rec		(B0)	136
	MEM-835. 990 CEI	Register	(A0 through A3)	138
	MEM-992, 994, 99	90E, 995E CEL Register	(A0 through A3)	139.
	MEM-835. 840. 84	45, 850, 855, 860, 990, 840S,		
	845S, 855S,	840A, 850A, 860A, 870A, 992,		140
	994 990E	995E. EC Register	(20)	140
	MEM-835, 840, 84	45, 850, 855, 860, 840S, 845S, 850A, 860A, 870A UEL1 Register	(A4)	142
	MEM 025 040 0	45, 850, 855, 860, 840S, 845S,	,	
	8555. 840A.	850A, 860A, 870A UEL2 Register	(A8)	146
	0330, 040A,	,,		

6
4581
5
4

10	Models	Register Number	Page Number		
	MEM-840, 845, 850, 855, 860, 840S, 845S, 855S, 840A, 850A, 860A, 870A CEL Register	(A0)			
		(AU)	148		
	MEM-990 UEL1 Register MEM-992, 994, 990E, 995E UEL1 Register	(A4 through A7) (A4 through A7)	150 151.0		
	IOU-810 through 830 TM Register	(A0)	152		
	IOU-810 through 860 OI Register	(12)	154		
	IOU-810 through 860 FSM Register	(18)	156		
	IOU-810 through 860 OSB Register	(21)	160		
	IOU-810 through 860 EC Register	(30)	162		
	IOU-810 through 860 S Register	(40)	163		
	IOU-810 through 860 FS1 Register IOU-810 through 860 FS2 Register	(80)	164		
	100-810 through 860 FS2 Register	(81)	168		
	IOU-835, 840, 845, 850, 855, 860 TM Register	(A0)	170		
	IOU(NIO)-840S, 845S, 855S, 840A, 850A, 860A,				
	870A, 990, 992, 994, 990E, 995E				
	OI Register	(12)	172		
	IOU(NIO)-840S, 845S, 855S, 840A, 850A, 860A,				
	870A, 990, 992, 994, 990E, 995E				
	FSM Register IOU(NIO)-840S, 845S, 855S, 840A, 850A, 860A,	(18)	174		
	870A, 990, 992, 994, 990E, 995E				
	OSB Register	(21)	176		
	IOU(NIO)-840S, 845S, 855S, 840A, 850A, 860A.	(21)	1/6		
	870A, 990, 992, 994, 990E, 995E				
	EC Register	(30)	178		
	IOU(NIO)-840S, 845S, 855S, 840A, 850A, 860A,				
	870A, 990, 992, 994, 990E, 995E S Register				
	IOU(NIO)-840S, 845S, 855S, 840A, 850A, 860A,	(40)	180		
	870A, 990, 992, 994, 990E, 995E				
	FS1 Register	(80)	182		
	IOU(NIO)-840S, 845S, 855S, 840A, 850A, 860A.	(00)	102		
	870A, 990, 992, 994, 990E, 995E				
	FS2 Register	(81)	184		

Models	Register Number	Page Number
IOU(NIO)-840S, 845S, 855S, 840A, 850A, 860A, 870A, 990, 992, 994, 990E, 995E TM Register	(A0)	186
IOU(CIO)-840A, 850A, 860A, 870A, 990, 992, 994, 990E, 995E OI Register	(16)	190
IOU(CIO)-840A, 850A, 860A, 870A, 990, 992, 994, 990E, 995E FSM Register	(1C)	192
IOU(CIO)-840A, 850A, 860A, 870A, 990, 992, 994, 990E, 995E OSB Register	(25)	194
IOU(CIO)-840A, 850A, 860A, 870A, 990, 992, 994, 990E, 995E EC Register	(34)	196
IOU(CIO)-840A, 850A, 860A, 870A, 990, 992, 994, 990E, 995E S Register IOU(CIO)-840A, 850A, 860A, 870A, 990, 992,	(44)	198
994, 990E, 995E FS1 Register 10U(CIO)-840A, 850A, 860A, 870A, 990, 992,	(84)	200
994, 990E, 995E FS2 Register IOU(CIO)-840A, 850A, 860A, 870A, 990, 992,	(85)	202
994, 990E, 995E TM Register IOU(CIO)-840A, 850A, 860A, 870A, 990, 992,	(A4)	204
994, 990E, 995E Channel 0 through 11 S Registers	(B0 through B9)	206

This page left blank intentionally.

60458110

#### INTRODUCTION

This codes booklet is a complete listing of all the maintenance registers and codes related to the CYBER 170 Computer Systems, Models 815, 825, 835, 845, and 855, the CYBER 180 Computer Systems, Models 810, 830, 835, 840, 845, 850, 855, 860, 990, and the CYBER 840S, 845S, 855S, 840A, 850A, 860A, 870A, 992, 994, 990E, and 995E Computer Systems. Additional information may be found in the appropriate computer systems hardware reference manual listed in the preface. All mnemonics listed in this booklet apply to the COMPASS assembly language.

Byte	Bit(s)	IOU-810 through 860 IOU(NIO)-840S, 845S, 855S, 840A, 850A, 860A, 990, 992, 994, 990E, 870A, 995E	MEM-810 through 990 840S, 845S, 855S, 840A, 850A, 860A, 870A, 992, 994, 990E, 995E	PROC-810 through 990 840S, 845S, 855S, 840A, 850A, 860A, 870A, 992, 994, 990E, 995E
0	00 through 07	(Not used)	(Not used)	(Not used)
1	08 through 15	(Not used)	(Not used)	(Not used)
2	16 through 23	(Not used)	(Not used)	(Not used)
3	24 through 31	(Not used)	(Not used)	(Not used)
4	32 through 39	(Not used)	(Not used)	(Not used)
5	40 through 47	(Not used)	(Not used)	(Not used)
6	48 through 55	(Not used)	(Not used)	(Not used)
7	56 57 58 59 60 61 62 62	(Not used) (Not used) (Not used) Summary status Processor halt Uncor error (Not used) (810-860) Cor error (990, 992, 994, 990E, 955E, 845S thru 870A)	Oscillator selected* Oscillator selected* Clock tuning mode (Not used) (Not used) Uncorror error Cor error	(Not used) (Not used) C180 monitor mode Short warning Processor hait Uncor error Cor error
	63	Long warning	Long warning	Long warning

<sup>\*</sup>Bits 56,57:

<sup>00</sup> normal 10 +2 percent 01 -2 percent

9
Ä
8
Ξ
4

Element	Element No.*	Model No.*
PROC-810	00	14
IOU-810	02	14
PROC-815	00	11
MEM-815	01	11
IOU-815	02	11
PROC-825**	00	12
MEM-825	01	12
IOU-825	02	12
PROC-830**	00	13
MEM-830	01	13
IOU-830	02	13
PROC-835**	00	20

<sup>\*</sup>Bits 32 through 39 = element number Bits 40 through 47 = model number Bits 48 through 63 = serial number \*\*Applies to both single and (optional) dual CP.

#### EID REGISTER (10) (MODELS 810 THROUGH 990; CYBER 840S, 845S, 855S, 840A, 850A, 860A, 870A, 992, 994, 990E, 995E) (Sheet 2 of 2)

Element	Element No.*	Mod	el No.*
MEM-835	01		20
IOU-835 through 860	02		20
IOU(NIO)-840S, 845S, 855S, 840A,	850A,		
860A, 870A, 990, 994, 990E,			40
IOU (CIO) -992	02		44
PROC-845	00		31
MEM-845, 855	01		30
MEM-840, 845, 850, 855, 860, 840	S. 845S.		
855S, 840A, 850A, 860A	01		31
PROC-840, 840A	00		34
PROC-850, 850A	00		33
PROC-860**, 860A**, 870A	00		32
PROC-855**	00		30
PROC-840S	00		37
PROC-845S	00		35
PROC-855S	00		36
PROC-990**	00		40
PROC-992	00		42
PROC-994	00		44
PROC-990E, 995E	00		41
MEM-990	01		40
MEM-992	01		42
MEM-994	01		42
MEM-990E, 995E	01		41
ECS coupler	03		20
PEM	0.4		20

<sup>\*</sup>Bits 32 through 39 = element number Bits 40 through 47 = model number Bits 48 through 63 = element serial number \*\*Applies to both single and (optional) dual CP.

Bits 24-31 DR location 16 DR location 17 Bits 32-39 Bits 40-47 DR location 18 Bits 48-55 DR location 19

DR location 20 DBE = Double Bit Error. C.S. = Chip Sel (8k = 2 x 4k chips)

SYNDROME CODE Vs. Pak bit (16 or 18 bits per Pak)

CODE . bit CODE . bit CODE . bit

16 34 1 19 9 1F 17 2C 25 10 2 20 ECC bit 0 10 15 11 10 ECC bit 1 2A 23 12 ECC bit 2 1A 5 13 13 04 ECC bit 3 26 6 0B 14 ECC bit 4 37 15 01 ECC bit 5

Micr Byte Distribution

Bits 56-63

Byte - 0 1 2 3 4 5 6 Pak Location - 16 17 18 19 16 17 18

#### PROC-810, 830 MCEL REGISTER (93)

Byte	Bit(s)	Description	
0	00 through 07	(Not used)	
1	08 through 15	(Not used)	
2	16 through 23	(Not used)	
3	24 through 31	(Not used)	
4	32 through 39	(Not used)	
5	40 through 47	(Not used)	
6	48 through 55	(Not used)	
7	56 57 58 59 60 61 62 63	File 0, pak location C22, C23, or C24 File 0, pak location D25 or D26 File 1, pak location D25 or D26 File 1, pak location C22, C23, or C24 File 1, pak location D25 or D26 File 2, pak location D25 or D26 File 2, pak location D25 or D26 File 3, pak location C22, C23, or C24 File 3, pak location D25 or D26	

Byte

0	00 through 07	(Not used)
1	08 through 15	(Not used)
2 ,	16 through 23	(Not used)
3	24 through 31	(Not used)
4	32 through 39	(Not used)
5	40 through 47	(Not used)
6	48 through 55	(Not used)
	56 57	File 0, pak location C22, C23, or C2 File 0, pak location D1 or D2
7	58 59	File 1, pak location C22, C23, or C2 File 1, pak location D1 or D2
	60 61	File 2, pak location C22, C23, or C2- File 2, pak location D1 or D2
	62 63	File 3, pak location C22, C23, or C2- File 3, pak location D1 or D2

Description

## PROC-810 THROUGH 990, 8405, 8455, 8555, 840A, 850A, 860A, 870A, 992, 994, 990E, 995E PID REGISTER (11)

Byte	Bit(s)	Description
0	00 through 07	(Not used)
1	08 through 15	(Not used)
2	16 through 23	(Not used)
3	24 through 31	(Not used)
4	32 through 39	(Not used)
5	40 through 47	(Not used)
6	48 through 55	(Not used)
7	56 through 63	Processor Identification (Primary processor = 00, Optional processor = 01)

Byte	Bit(s)	Description
	810, 815, 825, 830	
0	00 through 07	(Not used)
1	08 through 15	(Not used)
2	16 through 23	(Not used)
3	24 through 27 28 29 30 31	(Not used) Concurrent 170 option installed A170 mode option installed SECDED cont store installed PMF installed
4	32 through 39	(Not used)
5	40 through 47	(Not used)
6	48 through 55	(Not used)
7	56 through 63	(Not used)

#### PROC-810 THROUGH 990, 8405, 8455, 8555, 840A, 850A, 860A, 870A, 992, 994, 990E, 995E OI REGISTER (12) (Sheet 2 of 4)

Byte	Bit(s)	Description
	835	
0	00 through 07	(Not used)
1	08 through 15	(Not used)
2	16 through 23	(Not used)
3	24 through 31	(Not used)
4	32 through 39	(Not used)
5	40 through 47	(Not used)
6	48 through 55	(Not used)
7	56 through 59 60 61 62 63	(Not used) A170 mode option installed 32K-byte cache installed Second central mem port installed PMF installed

Description 840, 845, 850, 855, 860, 840S, 845S, 855S, 840A, 850A, 860A, 870A

(Not used)

Optional second processor installed

PMF/ECS I/F option installed

32K-byte cache installed PMF installed

Byte

2

3

6

Bit(s)

00 through 07

08 through 15

16 through 23

24 through 31

32 through 39

40 through 47

48 through 55

56 through 58

60 61

62

a	h	
ç		
ç		
2	2	
Ŀ	•	

#### PROC-810 THROUGH 990, 8405, 8455, 8555, 840A, 850A, 860A, 870A, 992, 994, 990E, 995E OI REGISTER (12) (Sheet 4 of 4)

Byte	Bit (s)	Description
	990, 992, 994, 990E	995E
0	00 through 07	(Not used)
1	08 through 15	(Not used)
2	16 through 23	(Not used)
3	24 through 31	(Not used)
4	32 through 39	(Not used)
5 .	40 through 47	(Not used)
6	48 through 55	(Not used)
7	56 through 58 59 60,61 62 63	(Not used) Optional second processor installed (Not used) Vector instr option installed PMF installed

Byte	Bit(s)	Description
0	00 through 04 05 06 07	(Not used) Cont store micro-step enbld Processor fault status traps enbld (Not used)
i ·	08,09 10 11 12 through 15	(Not used) Pulse width margins +15% (810,830), not used (815,825) Pulse width margins -15% (810,830), not used (815,825) (Not used)
2	16 through 23	(Not used)
3	24 25 26 27 28 29 30 31	Processor fault status enbld Map real mem adrs mode enbld Map file 0 enbld Map file 1 enbld Map file 2 enbld Map file 2 enbld Map file 3 enbld Instr retry enbld Instr step enbld

#### PROC-810, 815, 825, 830 DEC REGISTER (30) (Sheet 2 of 2)

Byte	Bit(s)	Description
4	32 33 34 35 36 37 38 39	Maint scan halt enbld Test mode enbld Physical ECS present (never set) Bebl cor error to SS rgtr (MEM-810 through 830) Cont store bkpt enbld Cont store sweep enbld Force good response on SBE (MEM-810 through 830) Debl cor
5	40 through 47	(Not used)
. 6	48 through 55	(Not used)
7	56 through 63	(Not used)

Byte	Bit(s)	Description
0	00 through 07	(Not used)
1	08 through 15	(Not used)
2 , ,	16 through 23	(Not used)
3	24 through 31	(Not used)
4	32 through 39	(Not used)
5	40 through 47	(Not used)
6	48 through 50	(Not used)
7	51 through 63	"a" bits are Cont Store Next Adrs (usually Last Adrs +1).

#### PROC-810, 815, 825, 830 CSB REGISTER (32)

Byte	Bit(s)	Description
0	00 through 07	(Not used)
1	08 through 15	(Not used)
2	16 through 23	(Not used)
3	24 through 31	(Not used)
4	32 through 39	(Not used)
5	40 through 47	(Not used)
6	48 through 50 51 through 55	(Not used) "a" bits are the adrs where the Cont Store will halt if bit 36 in the PROC ENVIRONMENT CONTROL REGISTER (30) is set.
7	56 through 63	"a" bits are the adrs where the Cont Store will halt if bit 36 in the PROC ENVIRONMENT CONTROL REGISTER (30) is set.

#### NOTE

After the Halt, the PROC CONTROL STORE ADDRESS REGISTER (31) will not contain the Breakpoint Address. Register 32 will have the next Control Store Address, which depends on the Micrand in the Breakpoint Address.

6
45
8
10
m

Byte	Bit(s)	Description
0	00 through 07	(Not used)
1	08 through 15	(Not used)
2	l6 through 23	(Not used)
3	24 through 31	(Not used)
4	32 33 34 35 36 37 38 39	ARVI PE bits 0 through 7, 32 through 39 ARVI PE bits 8 through 15, 40 through 47 ARVI PE bits 16 through 23, 48 through 55 ARVI PE bits 24 through 31, 56 through 63 Uncor mem write error Mem reject Mem tag PE Response code PE
5	40 41 42 43 44 45 46 47	FP exception trap index ROM PE AD or BD bits 0 through 15 PE LD box ROM PE ADS or BDS ROM PE Shift type ROM PE or shifter input Uncor mem read error Uncor mem read error AD-TIN PE MAG error PE

#### PROC-810, 815, 825, 830 PFSO/PCEL REGISTER (80/90) (Sheet 2 of 2)

Byte	Bit(s)	Description
	48	Mem response time-out
	49	CYBER ROM PE
	50	Instr PE
6	51	XBD ROM PE
	52	AD or BD bits 32 through 47 PE
	53	BDP adder, data ROM, RJB, RKB PE
	54	Immed ROM
	55	AD or BD bits 48 through 63 PE
	56	Map PE bits 32 through 39
	57	Map PE bits 40 through 47
	58	Map PE bits 48 through 55
7	59	Map PE bits 56 through 63
	60	Map multiple hit fault
	61	(Not used)
	62	MAC error
	63	Double bit error if SECDED is installed (810 and 830). Any CS data PE
		(815, 825)

¢	7
	2
4	١.
	л
c	×
F	-
	-
6	_
	_
t	2
-	

```
Bit(s)
                  Description
00 through 47
                  (Not used)
Hexadecimal Code (48 through 63)
0800
                  Nanocode ROM
0900
                  Invert mem fctn parity
0A00
                  Invert mem tag parity
                  Invert mem mark parity
0B00
0C00
                  Invert execution data/adrs parity, byte 0, 1
0000
                  Invert execution data/adrs parity, byte 2, 3
0E00
                  Invert execution data/adrs parity, byte 4, 5
0F00
                  Invert execution data/adrs parity, byte 6, 7
0008
                  (Not used)
0009
                  Invert floating-point trap index
000A
                  Invert floating-point trap ROM
000B
                  Invert MAC bus data parity
000C
                  Invert adder latch data parity
000D
                  (Not used)
000E
                  (Not used)
000F
                  (Not used)
```

This page left blank intentionally.

Byte	Bit(s)	Description
	00	Cont store sweep mode selected
	01	Micro-step enbld
	02	Instr step enbld
0	03	Cont store bkpt enbld
	04	Mem port 0 enbld
	05	Mem port 1 enbld
	06	Mem port 0 parity check dsbld
	07	Mem port 1 parity check dsbld
	08	Cache enbld: 1st quarter, 0 through 7K
	09	Cache enbld: 2nd quarter, 8 through 15K
	10	Cache enbld: 3rd quarter, 16 through 23K
1	11	Cache enbld: 4th quarter, 24 through 32K
	12	Cache conflict: rgtr 0 enbld
	13	Cache conflict: rgtr l enbld
	14	Cache conflict: rgtr 2 enbld
	15	Cache conflict: rgtr 3 enbld
	16	Enbl retry diagnostic check
	17	Enbl deadstart diagnostic check
	18	Force page file hit
2	19	(Not used)
	20	Cache CEL logging dsbld
	21	Map DEL logging dsbld
	22	Test port number
	23	(Not used)
	24	Map dsbl, page bfr 0
	25	Map dsbl, page bfr l
	26	Map dsbl, page bfr 2
3	27	Map dsbl, page bfr 3
	28	Map dsbl, seg/bfr 0
	29	Map dsbl, seg/bfr l
	30	Map RMA mode enbld
	31	Lock last translation into map

### PROC-835 EC/DEC REGISTER (20/30) (Sheet 2 of 2)

Byte	Bit(s)	Description
	32	Preserve and dsb1 PP exchanges
	33	Test mode enbld
	34	Physical ECS present
4	35	Dsbl cor error to status summary rgtr
* .	36	(Not used)
	37	Enbl mem port sel
	38	Sel mem port
	39	Cache allocation on read miss enbld
	39	Cache allocation on Fore
	40	Maint scan halt embld
	41	Instr cntr halt enbld
5	42 through 45	(Not used)
J .	46	PFS micro-traps dsbld
	47	Instr retry enbld
	47	***************************************
	48	(Not used)
	49	Dsbl cache kill on input PE
	50	Dsbl rgtr file write kill on PE
6	51	Dsbl port 1 response
	52	Force wide margins, panel A
	53	Force wide margins, panel B
	54	Force wide margins, panel C
	55	Force wide margins, panel C
	56	Force wide margins, panel D
	57	Force wide margins, panel E
	58	Force narrow margins, panel A
7	59	Force narrow margins, panel B
	60	Force narrow margins, panel C
	61	Force narrow margins, panel C
	62	Force narrow margins, panel D
	63	Force narrow margins, panel E

Byte	Bit(s)	Description
	00	Cache input, bytes 0 and 1, adrs 0
	01	Cache input, bytes 2 and 3, adrs 1
	02	Cache input, bytes 4 and 5, adrs 2
0	03	Cache input, bytes 6 and 7, adrs 3
	04	Cache output, bytes 0 and 1
	05	Cache output, bytes 2 and 3
	06	Cache output, bytes 4 and 5
	07	Cache output, bytes 6 and 7
	08	Data, port 0, bytes 0 and 1
	09	Data, port 0, bytes 2 and 3
	10	Data, port 0, bytes 4 and 5
1	11	Data, port 0, bytes 6 and 7
	12	Data, port 1, bytes 0 and 1
	13	Data, port 1, bytes 2 and 3
	14	Data, port 1, bytes 4 and 5
	15	Data, port 1, bytes 6 and 7
	16	Identifier/response code, port 0
	17	Identifier/response code, port l
	18	Identifier, fctn, partial-write cache input
2	19	(Not used)
	. 20	CFR status good
	21	Response code = 1 error
	22	Response code = 5 error
	23	Response code = 7 error
	24	Cache ID and CFR empty
	25	CFR multiple hit
	26	Identifier, cache out
3	27	Cache time-out
	28	No overflow on simultaneous response bfr
	29	Fctn code valid, cache input
	30	Incremented ident, cache input
	31	MAC ROMS

#### PROC-835 PFS0 REGISTER (80) (Sheet 2 of 2)

Byte	Bit(s)	Description
4	32 33 34 35 36	Rgtr file, byte 0 Rgtr file, byte 1 Rgtr file, byte 2 Rgtr file, byte 3 Rgtr file, byte 4
	37 38 39	Rgtr file, byte 5 Rgtr file, byte 6 Rgtr file, byte 7
5	40 41 through 44 45 46 47	Seg number I mux, B mux adrs Ring parity Adrs sel ROMs (Not used)
6	48 49 50 51 52 53 54 55	Invalidation adrs, exchange adrs (Not used) BDP J stream PE BDP K stream PE BDP output PB BDP cont to edit BDP branch or CYBER convert ROM (Not used)
7	56 57 58 59 60 61 62,63	Floating-point trap ROM Exponent adrs fctn adrs decode ROM and partial write (Not used) Identifier from cache Immed cont ROMs (Not used)

Byte	Bit(s)	Description
0	00 01 through 07	Cont store PE, byte 0 (Not used)
1	08 09 through 15	Cont store PE, byte $1$ (Not used)
2	16 17 through 23	Cont store PE, byte 2 (Not used)
3	24 25 through 31	Cont store PE, byte 3 (Not used)
. 4	32 33 through 39	Cont store PE, byte 4 (Not used)
5	40 41 through 47	Cont store PE, byte 5 (Not used)
6	48 49 through 55	Cont store PE, byte 6 (Not used)
7	56 57 through 63	Cont store PE, byte 7 (Not used)

8
2
ŭ
8
Ξ
0
***

Byte	Bit(s)	Description
0	00 01 02 03 04 through 06 07	Valid cache CEL entry Unlogged error (Not used) PE, LRU status array cntrs (Not used) Multiple hit in tag arrays
	08 09 10	No PE, BN in tag array, blocks 0 and 1 No PE, BN in tag array, blocks 2 and 3 No PE, BN in tag array, blocks 4 and 5
1	11	No PE, BN in tag array, blocks 6 and 7
	13	No PE, ASID in tag array, blocks 0 and 1
	14	No PE, ASID in tag array, blocks 2 and 3 No PE, ASID in tag array, blocks 4 and 5
	15	No PE, ASID in tag array, blocks 6 and 7
	16	ASID compare, block 0
	17	ASID compare, block 1
	18	ASID compare, block 2
2	19	ASID compare, block 3
	20	ASID compare, block 4
	21	ASID compare, block 5
	23	ASID compare, block 6 ASID compare, block 7
		ASID COMPARE, DIOCK /
	.24	BN compare, block 0
	25	BN compare, block 1
3	26	BN compare, block 2
3	27 28	BN compare, block 3
	29	BN compare, block 4
	30	BN compare, block 5
	31	BN compare, block 6 BN compare, block 7

# PROC-835 CCEL/MCEL REGISTER (92/93) (Sheet 2 of 2)

Byte	Bit(s)	Description
	32	Valid map CEL entry
	33	Unlogged error
4	34 through 36	(Not used, always zero)
	37	PE, seg file tag
	38	Multiple hit, seg file
	39	Multiple hit, page file
	40	PE seg, file 0, pak location D06
	41	PE seg, file 1, pak location D06
	42	PE seg, file 0, pak location D07
5	43	PE seg, file 1, pak location D07
	44	PE seg, file 0, pak location D08
	45	PE seg, file 1, pak location D08
	46	PE seg, file 0, pak location D09
	47	PE seg, file 1, pak location D09
	12	
	48	PE page, file 0, pak location D06
	49	PE page, file 1, pak location D06
	50	PE page, file 2, pak location D06
6	51	PE page, file 3, pak location D06
	52	PE page, file 0, pak location D07
	53	PE page, file 1, pak location D07
	54	PE page, file 2, pak location D07
	55	PE page, file 3, pak location D07
	56	DE file O leasting DOS
		PE page, file 0, pak location D08
	57	PE page, file 1, pak location D08
2.1	58	PE page, file 2, pak location D08
7	59	PE page, file 3, pak location D08
	60	PE page, file 0, pak location D09
	61	PE page, file 1, pak location D09
	62	PE page, file 2, pak location D09
	63	PE page, file 3, pak location D09

Byte	Bit(s)	Description
0	00 01 02 03,04	Force bad parity to WAR, byte 0 Invert adrs parity, byte 5 Invert adrs parity, byte 4 Invert seq parity
•	05	Invert rgtr file parity, byte 7
	06	Invert rgtr file parity, byte 6
	07	Invert rgtr file parity, byte 5
	08	Force bad parity to WAR, byte 1
	09	Invert rgtr file parity, byte 4
	10	Invert rgtr file parity, byte 3
1	11	Invert rgtr file parity, byte 2
	12	Invert rgtr file parity, byte 1
	13	Invert rgtr file parity, byte 0
	14 15	Invert exponent adder ROMs parity Invert floating-point trap ROMs parity
	15	invert floating-point trap ROMS parity
	16	Force bad parity to WAR, byte 2
	17 through 19	Invert seg file parity
2	20	Invert adrs parity, byte 7
	21	Invert adrs parity, byte 6
	22	Invert data parity, byte 2
	23	Invert data parity, byte 1
	24	Force bad parity to WAR, byte 3
_	25	Invert data parity, byte 0
3	26	Invert gen identifier/LRU cntr parity
	27 28	Invert ASID parity, byte 1
	29 through 31	Invert ASID parity, byte 0 Invert page file parity
	es curough st	invert page into patricy

# PROC-835 PTM REGISTER (A0) (Sheet 2 of 2)

Byte	Bit(s)	Description
	32	Force bad parity to WAR, byte 4
4	33 through 37	Invert page file parity
	38	Invert seg file parity
	39	Invert identifier/AD sel ROM parity
	40	Force bad parity to WAR, byte 5
	41	Invert fctn code parity
	42	Invert mark lines parity
5	43	Invert tag in parity
	44	Invert adrs parity, byte 3
	45	Invert adrs parity, byte 2
	46	Invert adrs parity, byte l
	47	Invert adrs parity, byte 0
	40	Barres had namity to WAR byte 6
	48	Force bad parity to WAR, byte 6 Invert data parity, byte 7
	49	Invert data parity, byte / Invert data parity, byte 6
	50	Invert data parity, byte 5
6	51 52	Invert data parity, byte 3
		Invert data parity, byte 3
	53 54	Invert BDP K stream input parity
	55	Invert BDP J stream input parity
	33	invert BDF o scream imput parity
	56	Force bad parity to WAR, byte 7
	57	Invert BDP output ROMs parity
	58	Invert BDP cont ROMs parity
7	59	Invert MAC ROMs parity
	60	Invert CYBER convert ROMs parity
	61	Invert immed sel ROMs parity
	62	Invert exchange/invalidate adrs parity
	63	Invert partial-write parity

Description

(Not used)

(Not used)

(Not used)

(Not used)

Bit(s)

00 through 07

08 through 15

16 through 23

24 through 31

Byte

0

2

3

6
2
8
片
ດ

# PROC-840, 845, 850, 855, 860, 840S, 845S, 855S, 840A, 850A, 860A, 870A DEC REGISTER (30) (Sheet 2 of 2)

Byte	Bit(s)	Description
	32	(Not used 845, 855) Directs Reads/Writes of Cont Store (840, 850, 860, 840s through 870A only)
	33	Test mode enbld
	34	(Not used)
4	35	Dsbl cor error to PROC-840 through 860, 840S through 870A status summary rqtr
	36	Page map configuration, enbl set 0
	37	Page map configuration, enbl set 1
	38	Page map configuration, enbl set 2
	39	Page map configuration, enbl set 3
	40	Seg map configuration, enbl set 0
	41	Seg map configuration, enbl set 1
	42	Cont store sweep
5	43	(Not used)
	44	Cont store bkpt enbl
	45	Instr step enbl
	46	(Not used)
	47	Dsbl detected uncor error
	48	Wide clock margins applied (+10 percent)
	49	Narrow clock margins applied (-10 percent)
6	50	Enbl cache lookahead
	51	Dsbl unconditional cache lookahead
	52 through 55	Error retry limit
	56	Error retry limit parity
	57	Cache configuration, enbl set 0
	58	Cache configuration, enbl set 1
7	59	Cache configuration, enbl set 2
	60	Cache configuration, enbl set 3
	61	Cache fake central mem
	62	Force real mem adrs
	63	(Not used)

Byte(s)	Bit(s)	Description
0	00 through 07	(Not used)
1	08 through 15	(Not used)
2	16 through 23	(Not used)
3	24 through 31	(Not used)
4	32 through 39	(Not used)
5	40 through 47	(Not used)
6	48 through 52	(Not used)
6,7	53 through 63	CSA

Byte	Level 3 Diagram	Bit	Description
0 '	ICC 3.1 ICC 3.15 AC 3.15 AC 3.15 AC 3.15 AC 3.15 AC 3.15 AC 3.15	00 01 02 03 04 05 06	R60 after PONR MCR bit 0: uncor PE Cor/soft/bypass error, MAC opp PDM AC adrs mux to LM PE, byte 2 AC adrs mux to LM PE, byte 3 AC adrs mux to LM PE, byte 4 AC adrs mux to LM PE, byte 5 AC adrs mux to LM PE, byte 5 AC adrs mux to LM PE, byte 6 AC adrs mux to LM PE, byte 7
1	AC 3.8 AC 3.8 AC 3.8 AC 3.8 AC 3.8 AC 3.8 AC 3.8	08 09 10 11 12 13 14	A/c stream data assy rgtr PE, byte 0 A/c stream data assy rgtr PE, byte 1 A/C stream data assy rgtr PE, byte 1 A/C stream data assy rgtr PE, byte 3 A/C stream data assy rgtr PE, byte 3 A/C stream data assy rgtr PE, byte 4 A/C stream data assy rgtr PE, byte 5 A/C stream data assy rgtr PE, byte 6 A/C stream data assy rgtr PE, byte 6 A/C stream data assy rgtr PE, byte 7
2	AC 3.9 AC 3.9 AC 3.9 AC 3.9 AC 3.9 AC 3.9 AC 3.9 AC 3.9	16 17 18 19 20 21 22 23	A/C stream data bfr rgtr PE, byte 0 A/C stream data bfr rgtr PE, byte 1 A/C stream data bfr rgtr PE, A/C stream data bfr rgtr PE, A/C stream data bfr rgtr PE, byte 3 A/C stream data bfr rgtr PE, byte 3 A/C stream data bfr rgtr PE, byte 5 A/C stream data bfr rgtr PE, byte 5 A/C stream data bfr rgtr PE, byte 6 A/C stream data bfr rgtr PE, byte 6

# PROC-840, 845, 850, 855, 860, 840S, 845S, 855S, 840A, 850A, 860A, 870A PFS0 REGISTER (80) (Sheet 2 of 3)

	Level 3		
Byte	Diagram	Bit	Description
	AC 3.12	24	B stream data bfr rgtr PE, byte 0
	AC 3.12	25	B stream data bfr rgtr PE, byte 1
	AC 3.12	26	B stream data bfr rgtr PE, byte 2
3	AC 3.12	27	B stream data bfr rgtr PE, byte 3
	AC 3.12	28	B stream data bfr rgtr PE, byte 4
	AC 3.12	29	B stream data bfr rgtr PE, byte 5
	AC 3.12	30	B stream data bfr rgtr PE, byte 6
	AC 3.12	31	B stream data bfr rgtr PE, byte 7
	AC 3.15	32	A/C stream ASID rgtr PE, byte 0
	AC 3.15	33	A/C stream ASID rgtr PE, byte 1
	AC 3.15	34	B stream ASID rgtr PE, byte 0
4	AC 3.15	35	B stream ASID rgtr PE, byte 1
	AC 3.13	36	Address offset sel mux PE, byte 2
	AC 3.13	37	Address offset sel mux PE, byte 3
	AC 3.0/18	38	AC micr PE, byte 0
	AC 3.0/18	39	AC micr PE, byte 1
	AC 3.15	40 .	Recovery adrs rgtr PE, byte 0
	AC 3.15	41	Recovery adrs rgtr PE, byte 1
	AC 3.15	42	Recovery adrs rgtr PE, byte 2
5	AC 3.15	43	Recovery adrs rgtr PE, byte 3
	ALN 3.1	44	ALN soft cont data-out rgtr PE
	AC 3.2	45	AC soft cont 2 data-out rgtr PE
	AC 3.1	46	AC soft cont 1 data-out rgtr PE
	AC 3.14	47	ALN shift count rgtr PE

Byte	Level 3 Diagram	Bit	Description
	AC 3.13/18	48	A/C stream length cntr PE
	AC 3.13/18	49	B stream length cntr PE
	AC 3.9	50	A stream data byte to BDP PE
6	AC 3.12	51	B stream data byte to BDP PE
	AC 3.8	52	Store bit/all other opn sel mux PE
	ALN 3.15/24	53	Conv-to-binary data byte from BDP PE
	BDP 3.8/33	54	B stream stage 1 data rgtr PE
	BDP 3.5/33	55	A stream stage 1 data rgtr PE
	BDP 3.15/33	56	Rgtr file A adrs cntr PE
	BDP 3.15/33	57	Rgtr file B adrs cntr PE
7	BDP 3.16/33	58	Rgtr file A data PE
	BDP 3.16/33	59	Rgtr file B data PE
	BDP 3.25/33	60	Dec adder bits 10 through 17, conv-to-dec PE
	BDP 3.15/33	61	Table load limit rgtr stage 3 PE
	BDP 3.13/33	62	Common stage 7 rgtr PE
	MAC 3.11/9	63	PFS board O int PE

## PROC-840, 845, 850, 855, 860, 840S, 845S, 855S, 840A, 850A, 860A, 870A PFS1 REGISTER (81)

Byte	Level 3 Diagram	Bit(s)	Description
0	BDP 3.14/33 BDP 3.20/33 BDP 3.3/33 BDP 3.3/33 BDP 3.5/33 BDP 3.5/33 BDP 3.2/33 BDP 3.2/33	00 01 02 03 04 05 06	Buffer RAM adrs ontr PE C stream stape 2 data rytr PE Spec error RAM, x256 RAM adrs PE Spec error RAM, x256 RAM out data PE A stream stage 2 data rytr PE B stream stage 2 data rytr PE A) descr PE A) descr PE
1	BDP 3.22/33 BDP 3.22/33 BDP 3.23/33 BDP 3.23/33 BDP 3.1/33 BDP 3.1/33 BDP 3.1/33 BDP 3.1/33	08 09 10 11 12 13 14	Translate RAM adrs PE Translate RAM output data PE Conv-to-binary/dec RAM adrs PE Conv-to-binary/dec RAM output data PE BDP micr byte 0 or 1 PE BDP micr byte 2 or 3 PE BDP micr byte 2 or 5 PE BDP micr byte 4 or 5 PE BDP micr byte 6 or 7 PE
2		16 through 23	(Not used)
3		24 through 31	(Not used)
4		32 through 39	(Not used)
5		40 through 47	(Not used)
6		48 through 55	(Not used)
7		56 through 63	(Not used)

	2
2	
	٦
	j
	5
	١

Byte	Level 3 Diagram	Bit(s)	Description
	BDP 3.11/33 BDP 3.29/33 LM 3.21	00 01 02	Immed data byte in scale cntr PE Edit mask byte rgtr PE Cache adrs rgtr PE, byte 0
0	LM 3.21 LM 3.21	03 04	Cache adrs rgtr PE, byte 1 Cache adrs rgtr PE, byte 2
	LM 3.21	05	Cache adrs rgtr PE, byte 3
		06	Cache adrs rgtr PE, byte 4
	LM 3.21	07	Cache adrs rgtr PE, byte 5
	LM 3.21	08	Cache write-data PE, byte 0
	LM 3.21	09	Cache write-data PE, byte 1
	LM 3.21	10	Cache write-data PE, byte 2
1	LM 3.21	11	Cache write-data PE, byte 3
	LM 3.21	12	Cache write-data PE, byte 4
	LM 3.21	13	Cache write-data PE, byte 5
	LM 3.21	14	Cache write-data PE, byte 6
	LM 3.21	15	Cache write-data PE, byte 7
	LM 3.20	16	Multiple cache hit
	LM 3.20	17	Multiple cache allocate error
	LM 3.14	18	Cache tag file PE
	LM 3.14	19	Cache tag file adrs PE
2	OPI 3.19	20	DAI PE: LM read data mux, direct CMC data 3
	OPI 3.19	21	DAI PE: LM read data mux, cache read data 2
	OPI 3.19	22	DAI PE: LM read data mux, real memory adrs 1
	OPI 3.19	23	DAI PE: LM read data mux, bfr CMC data 0
	LM 3.21	24	Cache write data from CPU PE
	LM 3.21	25	Cache block fill data from CM port PE
	LM 3.5/21	26	Cache adrs rgtr PE 4: cache associative tag
	LM 3.21	27	Cache mark data PE
3	LM 3.21	28	Cache adrs rgtr PE: adrs mux 0: invalidate
	LM 3.21	29	Cache adrs rgtr PE: adrs mux 1: AC adrs
	LM 3.21	30	Cache adrs rgtr PE: adrs mux 2: IF adrs
	LM 3.21	31	Cache adrs rgtr PE: adrs mux 3: interrupt

#### PROC-840, 845, 850, 855, 860, 840S, 845S, 855S, 840A, 850A, 860A, 870A PFS2 REGISTER (82) (Sheet 2 of 2)

Byte	Level 3 Diagram	Bit(s)	Description
	LM 3.3/21 LM 3.3/21 LM 3.3/21	32 33 34 35	Modified purge code (from SM) PE LM micr PE, byte 0 LM micr PE, byte 1 (Not used)
4	LM 3.12 LM 3.12 LM 3.12 LM 3.12	36 37 38 39	Page map status PE, set 0 Page map status PE, set 1 Page map status PE, set 2 Page map status PE, set 3
5	LM 3.12 LM 3.12 LM 3.12 LM 3.12 LM 3.12	40 41 42 43 44 45 through 47	Page map PE, set 0 Page map PE, set 1 Page map PE, set 2 Page map PE, set 3 Page frame adrs PE (Not used)
6	LM 3.10 LM 3.10 LM 3.10 LM 3.6 LM 3.7	48 49 50 51 52 53 through 55	Page table length rgtr PE Page table adrs rgtr PE Page offset rgtr PE Page size mask PE Stream mode exchange word tag PE (Not used)
7	LM 3.8 LM 3.8 LM 3.8 LM 3.8 LM 3.8 LM 3.8 LM 3.8 LM 3.8	56 57 58 59 60 61 62 63	CMC response 2: cor error write CMC response 6: cor error read CMC response 1: uncor error write CMC response 5: uncor error write CMC response 7: reject CMC response code: PE CMC tag rgtr PE CMC tag rgtr PE

#### PROC-840, 845, 850, 855, 860, 840S, 845S, 855S, 840A, 850A, 860A, 870A PFS3 REGISTER (83)

Byte	Level 3 Diagram	Bit(s)	Description
0	LM 3.21 LM 3.21 LM 3.21 LM 3.21	00 01 02 03	Cache adrs PE, set 0 Cache adrs PE, set 1 Cache adrs PE, set 2 Cache adrs PE, set 3
	LM 3.21 LM 3.21 LM 3.21 LM 3.21	04 05 06 07	Cache tag RAM PE, set 0 Cache tag RAM PE, set 1 Cache tag RAM PE, set 2 Cache tag RAM PE, set 3
.1 .	OPI 3.19 OPI 3.19 OPI 3.19 OPI 3.19 OPI 3.19 OPI 3.19 OPI 3.19 OPI 3.19	08 09 10 11 12 13 14	DAI PE, cache data, set 0 DAI PE, cache data, set 1 DAI PE, cache data, set 2 DAI PE, cache data, set 2 DAI PE, cache data, set 3 DAI PE, DAI mux, local mem read data 3 DAI PE: DAI mux, byte load data 2 DAI PE: DAI mux, but result data 1
2	011 3.13	16 through 23	DAI PE: DAI mux, functional unit micr 0 (Not used)
3		24 through 31	(Not used)
4		32 through 39	(Not used)
5		40 through 47	(Not used)
6		45 through 55	(Not used)
7		56 through 63	(Not used)

8	
55	
Ĕ	
0	
43	

	Level 3		
Byte	Diagram	Bit(s)	Description
	SM 3.3/5	00	Seg descr mux-out PE, set 0
	SM 3.3/5	01	Seg descr mux-out PE, set 1
	SM 3.1/5	02	Seg descr mux PE, byte 0
0	SM 3.1/5	03	Seg descr mux PE, byte 1
	SM 3.1/5	04	Seg descr mux PE, byte 2
	SM 3.1/5	05	Seg descr mux PE, byte 3
	SM 3.1/5	06	Seg descr mux PE, byte 4
	SM 3.1/5	07	Seg descr mux PE, byte 5
	SM 3.0/5	08	Seg table length PE, byte 0
	SM 3.0/5	09	Seg table length PE, byte 1
	SM 3.0/5	10	Seq table adrs rgtr PE, bytes 0 and 3
1	SM 3.0/5	11	Seg table adrs rgtr PE, bytes 1 and 2
=	SM 3.1/5	12	New P rgtr PE, byte 0
	SM 3.1/5	13	New P rgtr PE, byte 1
	SM 3.1/5	14	New P rgtr PE, byte 2
	SM 3.1/5	15	New P rgtr PE, byte 3
	SH 3.1/3	13	New F Igtl FE, Dyte 3
		16	PVA rgtr bits 4 through 7 (CBP VMID) PE
	SM 3.0/5	17	PVA rgtr bits 12 through 15 (CBP R3) PE
	SM 3.0/5	18	PVA rgtr PE, byte 2
2	SM 3.0/5	19	PVA rgtr PE, byte 3
	SM 3.3/5	20	Seg descr mux-out PE: neither set sel
	SM 3.3/5	21	Valid status RAM error: PE or double hit
	SM 3.4/5	22	SM micr PE, byte 0
	SM 3.4/5	23	SM micr PE, byte 1
	au 2 4/5		
	SM 3.4/5	24	Purge code PE
	ICP 3.1	25	Rank 32 BDP descr data type rgtr PE
_	ICP 3.1	26	Rank 32 j,k rgtr PE
3	ICP 3.0	27	Rank 50 UTP rgtr PE, byte 2
	ICP 3.0	28	Rank 50 UTP rgtr PE, byte 4
	ICP 3.0	29	Rank 50 UTP rgtr PE, byte 5
	ICP 3.0	30	Rank 50 UTP rgtr PE, byte 6
	ICP 3.0	31	Rank 50 UTP rgtr PE, byte 7

## PROC-840, 845, 850, 855, 860, 840S, 845S, 855S, 840A, 850A, 860A, 870A PFS4 REGISTER (84) (Sheet 2 of 2)

Byte	Level 3 Diagram Bit(s)	Description
	ICC 3.3 32	Live rgtr write-data PE, byte 0
	ICC 3.3 33	Live rgtr write-data PE, byte 1
	ICC 3.3 34	Rank 41 general micr PE 2, byte 3
4	ICC 3.3 35	Rank 41 general micr PE 1, byte 2
	ICP 3.0 36	Rank 50 P rgtr PE, byte 4
	ICC 3.0 37	Rank 50 P rgtr PE, byte 5
	ICC 3.0 38	Rank 50 P rgtr PE, byte 6
	ICC 3.0 39	Rank 50 P rgtr PE, byte 7
	ICP 3.3 40	Rank 41 general micr PE 3 (byte 4)
	ICP 3.3 41	Successful retry
	ICP 3.6 42	Deadman time-out
5	ICP 3.7 43	Debug mask PE
	ICC 3.0 44	MAC opn PDM
	ICC 3.9 45	Retry cntr rgtr PE
	ICC 3.6 46	PDM during exchange (exchange mode set)
	ICC 3.7 47	Rank 50 before PONR PDM
	OPI 3.12 48	DAI PE 1: rgtr file write data PE, byte 0
	OPI 3.12 49	DAI PE 2: rgtr file write data PE, byte 1
	OPI 3.12 50	DAI PE 3: rgtr file write data PE, byte 2
6	OPI 3.12 51	DAI PE 4: rgtr file write data PE, byte 3
	OPI 3.12 52	DAI PE 5: rgtr file write data PE, byte 4
	OPI 3.12 53	DAI PE 6: rgtr file write data PE, byte 5
	OPI 3.12 54	DAI PE 7: rgtr file write data PE, byte 6
	OPI 3.12 55	DAI PE 8: rgtr file write data PE, byte 7
	OPI 3.1 56	Minipipe rank 50 rgtr file write adrs PE
	OPI 3.1 56 OPI 3.5 57	Rgtr file read data rgtr PE, bytes 0 through 3
7	OPI 3.5 57 OPI 3.5 58	Rgtr file read data rgtr PE, bytes 0 through 7
'	OPI 3.5 58 OPI 3.16/19 59	CMC tag (from LM) PE
	MAC 3.11/9 63	PFS board 2 int PE
	MMC 3+11/3 03	FFS DOGIU 2 INC FE

Byte	Level 3 Diagram	Bit(s)	Description
0	OPI 3.6 OPI 3.6 OPI 3.6 OPI 3.6 OPI 3.6 OPI 3.6 OPI 3.6 OPI 3.6	00 01 02 03 04 05 06 07	Rank 22 P rgtr PE, byte 4 Rank 22 P rgtr PE, byte 5 Rank 22 P rgtr PE, byte 5 Rank 22 P rgtr PE, byte 6 Rank 22 P rgtr PE, byte 7 R22 BDP descr data type field PE Rank 22 j.k field PE Rank 22 j.k field PE, byte 0 Rank 22 immed operand PE, byte 1
1	OPI 3.0 OPI 3.0 OPI 3.16/19 OPI 3.16/19 OPI 3.16/19	08 09 10 11 12 13 14	Functional unit micr PE, byte 6 Functional unit micr PE, byte 7 Rgtr data sel write field PE, byte 0 Rgtr data sel write field PE, byte 0 Increment j,k field PE (Not used) Microsecond cntr PE (Not used)
2 , ,		16 through 23	(Not used)
3		24 through 31	(Not used)
4		32 through 39	(Not used)
5		40 through 47	(Not used)
6		48 through 55	(Not used)
7		56 through 63	(Not used)

4	3
ċ	
i	ō
ï	ī
,	ζ
:	^
ı	7
t	
4	=
1	7

Byte	Level 3 Diagram	Bit(s)	Description
0	CST 3.4 CST 3.5 CST 3.5 CST 3.1/0	00 through 02 03 04 05 06 07	(Not used) Micrand adrs rgtr PE CST write data (from MAC) PE, byte 0 CST write data (from MAC) PE, byte 1 MSC field rgtr PE, byte 0 MSC field rgtr PE, byte 1
1	CST 3.5 CST 3.5 CST 3.5 CST 3.5 CST 3.5 CST 3.5 CST 3.5	08 09 10 11 12 13 14	FU micr bfr rgtr (t23) PE, byte 0 FU micr bfr rgtr (t23) PE, byte 1 FU micr bfr rgtr (t23) PE, byte 1 FU micr bfr rgtr (t23) PE, byte 3 FU micr bfr rgtr (t23) PE, byte 3 FU micr bfr rgtr (t23) PE, byte 5 FU micr bfr rgtr (t23) PE, byte 5 FU micr bfr rgtr (t23) PE, byte 5 FU micr bfr rgtr (t23) PE, byte 6 FU micr bfr rgtr (t23) PE, byte 7
2	CST 3.5 CST 3.5 CST 3.5 CST 3.5 CST 3.5 CST 3.5 CST 3.5 CST 3.5	16 17 18 19 20 21 22 23	PU mior rgtr (tal) PE, byte 0 FU mior rgtr (tal) PE, byte 1 FU mior rgtr (tal) PE, byte 1 FU mior rgtr (tal) PE, byte 3 FU mior rgtr (tal) PE, byte 3 FU mior rgtr (tal) PE, byte 4 FU mior rgtr (tal) PE, byte 5 FU mior rgtr (tal) PE, byte 5 FU mior rgtr (tal) PE, byte 6 FU mior rgtr (tal) PE, byte 7
3	CST 3.5 CST 3.5 CST 3.5 CST 3.5 CST 3.5 CST 3.5 OPI 3.14 OPI 3.14	24 25 26 27 28 29 30 31	General micr rgtr (t22) PE, byte 2 General micr rgtr (t22) PE, byte 3 General micr rgtr (t22) PE, byte 4 General micr rgtr (t22) PE, byte 5 General micr rgtr (t22) PE, byte 5 General micr rgtr (t22) PE, byte 6 General micr rgtr (t22) PE, byte 7 A-start, X-start cntr rgtr PE A-terminate, X-terminate cntr rgtr PE

## PROC-840, 845, 850, 855, 860, 840S, 845S, 855S, 840A, 850A, 860A, 870A PFS6 REGISTER (86) (Sheet 2 of 2)

Byte	Level 3 Diagram	Bit(s)	Description
4	MAC 3.1/8 MAC 3.8 MAC 3.0/8 MAC 3.0/8 MAC 3.6/8 MAC 3.5/8 MAC 3.5/8	32 33 34 35 36 37 38 39	Maint chan out rgtr (to IOU) PE Maint chan input: write data or fctn word PE Maint chan input: data fanout PE Read data (to maint chan out rgtr) mux PE Reference ROM adrs PE Address translation mux PE Reference ROM data PE N ontr rgtr PE
5	IF 3.1/4 IF 3.1/4 IF 3.1/4 IF 3.3/4 IF 3.3/4 IF 3.3/4 IF 3.3/4 IF 3.3/4	40 41 42 43 44 45 46 47	First level instr C170 odd RAM A PE First level instr C170 even RAM A PE First level instr C180 RAM A PE IB12 P rgtr, byte 4 IB12 P rgtr, byte 5 Rank 12 instr bfr opcode IB12 instr mux bits 3, 12 through 15, 24 IB12 instr mux bits 16 through 23
.6	IF 3.1/4 IF 3.1/4 IF 3.1/4 IF 3.3/4 IF 3.3/4 IF 3.3/4 IF 3.3/4	48 49 50 51 52 53 54 55	First level instr C170 odd RAM B PE First level instr C170 even RAM B PE First level instr C170 even RAM B PE First level instr C180 RAM B PE FIRST
7	IF 3.5 IF 3.5 IF 3.5 IF 3.5 IF 3.5 IF 3.5 IF 3.5 MAC 3.11/9	56 57 58 59 60 61 62 63	Branch adrs A rgtr PE, byte 0 Branch adrs A rgtr PE, byte 1 Branch adrs A rgtr PE, byte 1 Branch adrs A rgtr PE, byte 3 Branch adrs A rgtr PE, byte 3 Branch adrs B rgtr PE, byte 1 Branch adrs B rgtr PE, byte 2 Branch adrs B rgtr PE, byte 2 Branch adrs B rgtr PE, byte 3 PFS board 3 int PE

Byte	Level 3 Diagram	Bit(s)	Description
0	IF 3.5/4 IF 3.5/4 IF 3.5/4 IF 3.5/4 IF 3.5 IF 3.5 IF 3.5	00 01 02 03 04 05 06 07	Branch adrs adder input PE, byte 0 Branch adrs adder input PE, byte 1 Branch adrs adder input PE, byte 2 Branch adrs adder input PE, byte 3 Branch adrs adder input PE, byte 3 Branch adrs rgtr PE, byte 4 Branch adrs rgtr PE, byte 5 Branch adrs rgtr PE, byte 6 Branch adrs rgtr PE, byte 6 Branch adrs rgtr PE, byte 7
1	IF 3.2 IF 3.2 IF 3.2 IF 3.2 IF 3.3 IF 3.3 IF 3.3	08 09 10 11 12 13 14	IBO2 PE, byte 0; Instr mux bits 3, 12 through 15, 24 IBO2 PE, byte 1; Instr mux bits 16 through 23 IBO2 PE, byte 2; Instr mux bits 25 through 32 IBO2 PE, byte 3; Instr mux bits 33 through 40 IBI1 PE, byte 0; Instr mux bits 3, 12 through 15, 24 IBI1 PE, byte 1; Instr mux bits 16 through 23 IBI1 PE, byte 2; Instr mux bits 15 through 32 IBI1 PE, byte 3; Instr mux bits 33 through 40
2		16 through 23	(Not used)
3		24 through 31	(Not used)
4		32 through 39	(Not used)
5		40 through 47	(Not used)
6		48 through 55	(Not used)
7		56 through 63	(Not used)

8
45
82
5
Q

	Level 3		
Byte	Diagram	Bit(s)	Description
	IF 3.0/4	00	Instr assy rgtr PE, byte 0
	IF 3.0/4	01	Instr assy rgtr PE, byte 1
	IF 3.0/4	02	Instr assy rgtr PE, byte 2
0	IF 3.0/4	03	Instr assy rgtr PE, byte 3
	IF 3.0/4	04	Instr assy rgtr PE, byte 4
	IF 3.0/4	05	Instr assy rgtr PE, byte 5
	IF 3.0/4	06	Instr assy rgtr PE, byte 6
	IF 3.0/4	07	Instr assy rgtr PE, byte 7
	IF 3.0/4	08	Parcel 3 save rgtr PE, byte 0
	IF 3.0/4	09	Parcel 3 save rgtr PE, byte 1
	IF 3.4	10	P mux PE, byte 0
1	IF 3.4	11	P mux PE, byte 1
	IF 3.4	12	P mux PE, byte 2
	IF 3.4	13	P mux PE, byte 3
	ALN 3.2/24	14	Multiply/divide minor cycle cont rgtr PE, byte 0
	ALN 3.2/24	15	Multiply/divide minor cycle cont rgtr PE, byte 1
	ALN 3.13/24	16	C rgtr data PE, byte 0
	ALN 3.13/24	17	C rgtr data PE, byte 1
	ALN 3.13/24	18	C rgtr data PE, byte 2
2	ALN 3.13/24	19	C rgtr data PE, byte 3
	ALN 3.13/24	20	C rgtr data PE, byte 4
	ALN 3.13/24	21	C rgtr data PE, byte 5
	ALN 3.13/24	22	C rgtr data PE, byte 6
	ALN 3.13/24	23	C rgtr data PE, byte 7
	ALN 3.14/24	24	B rgtr data PE, byte 0
	ALN 3.14/24	25	B rgtr data PE, byte 1
	ALN 3.14/24	26	B rgtr data PE, byte 2
3	ALN 3.14/24	27	B rgtr data PE, byte 3
•	ALN 3.14/24	28	B rgtr data PE, byte 4
	ALN 3.14/24	29	B rgtr data PE, byte 5
	ALN 3.14/24	30	B rgtr data PE, byte 6
	ALN 3.14/24	31	B rgtr data PE, byte 7
	0.17/27	V-1	Diger data in Dice .

# PROC-840, 845, 850, 855, 860, 840S, 845S, 855S, 840A, 850A, 860A, 870A PFS8 REGISTER (88) (Sheet 2 of 2)

	Level 3		
Byte	Diagram	Bit(s)	Description
	ALN 3.10	32	Large adder input PE, byte 0
	ALN 3.10	33	Large adder input PE, byte 1
	ALN 3.10	34	Large adder input PE, byte 2
4	ALN 3.10	35	Large adder input PE, byte 3
	ALN 3.10	36	Large adder input PE, byte 4
	ALN 3.10	37	Large adder input PE, byte 5
	ALN 3.10	38	Large adder input PE, byte 6
	ALN 3.10	39	Large adder input PE, byte 7
	ALN 3.10	40	Large adder input PE, byte 8
	ALN 3.10	41	Large adder input PE, byte 9
	ALN 3.10	42	Large adder input PE, byte 10
5	ALN 3.10	43	Large adder input PE, byte 11
-	ALN 3.10	44	Large adder byte 0 carry error
	ALN 3.10	45	Large adder byte 1 carry error
	ALN 3.10	46	Large adder byte 2 carry error
	ALN 3.10	47	Large adder byte 3 carry error
	ALN 3.10	48	Large adder byte 4 carry error
	ALN 3.10	49	Large adder byte 5 carry error
	ALN 3.10	50	Large adder byte 6 carry error
6	ALN 3.10	51	Large adder byte 7 carry error
	ALN 3.10	52	Large adder byte 8 carry error
	ALN 3.10	53	Large adder byte 9 carry error
	ALN 3.10	54	Large adder byte 10 carry error
	ALN 3.10	55	Large adder byte 11 carry error
		56,57	(Not used)
	ALN 3.4/24	58	Shift count (from AC) PE, byte 0
7	ALN 3.4/24	59	Shift count (from AC) PE, byte 1
1	ALN 3.16/24	60	Multiply final adder carry error, byte 0
	ALN 3.16/24	61	Multiply final adder carry error, byte 1
		62	(Not used)
	MAC 3.11/9	63	PFS board 4 int PE

Byte	Level 3 Diagram	Bit(s)	Description
0	ALN 3.16/24 ALN 3.16/24 ALN 3.16/24 ALN 3.16/24 ALN 3.16/24 ALN 3.16/24 ALN 3.16/24 ALN 3.16/24	00 01 02 03 04 05 06	Multiply final adder carry error, byte 3 Multiply final adder carry error, byte 3 Multiply final adder carry error, byte 4 Multiply final adder carry error, byte 5 Multiply final adder carry error, byte 5 Multiply final adder carry error, byte 7 Multiply final adder carry error, byte 7 Multiply final adder carry error, byte 8 (Not used)
1 1	ALN 3.0/24 ALN 3.0/24 ALN 3.0/24 ALN 3.0/24 ALN 3.0/24 ALN 3.0/24 ALN 3.0/24 ALN 3.0/24	08 09 10 11 12 13 14	ALM micr PE, byte 0 ALM micr PE, byte 1 ALM micr PE, byte 2 ALM micr PE, byte 3 ALM micr PE, byte 3 ALM micr PE, byte 4 ALM micr PE, byte 4 ALM micr PE, byte 5 ALM micr PE, byte 6 ALM micr PE, byte 6 ALM micr PE, byte 7
2		16 through 23	(Not used)
.3		24 through 31	(Not used)
4		32 through 39	(Not used)
5		40 through 47	(Not used)
6		48 through 55	(Not used)
7		56 through 63	(Not used)

•	3	١
Ć	Ì	٥
;		
è	į	ò
ł		
į		
(	ï	1

Byte	Bit(s)	Description
0	00 01 02 03 04 05 06	Address cont, data to length cntr Address cont, 8-bit adder Address cont, ALB shift count Address cont, ALB shift count BDP, AK port formatting BDP, scan rgtr file adrs BDP, spec error ROM adrs BDP, spec error
1	08 09 10 11 12 13 14	IC, test retry hardware Address cont. mark lines Local mem, page offactentifier Operand issue, write adra pipeline input Operand issue, data subfctn sl Operand issue, data subfctn sl Operand issue, data cubfctn sl Operand issue, data cubfctn sl
2	16 17 18 19 20 21 22 23	AlM. force C rgtr PE AMC. Corce shift fault AMC. MCC dashouter OMC partial parity dsbl (SU partial parity dsbl (Not used) Purge adrs cntr parity invert Page map status parity invert, set 0
3	24 25 26 27 28 29 30,31	Page map status parity invert, set 1 Page map status parity invert, set 2 Page map status parity invert, set 3 Tag file parity invert Local mem tag to CMC parity invert CMC response code parity invert Local mem, RMA

#### PROC-840, 845, 850, 855, 860, 8405, 8455, 8555, 840A, 850A, 860A, 870A PTM REGISTER (A0) (Sheet 2 of 2)

Byte	Bit(s)	Description
	32,33	Local mem, RMA
	34	Local mem, fctn code
	35	Operand issue, (companion with bit 13)
4	36	Operand issue, force PE on RDSW to instr cntr
	37	Operand issue, force PE on microsecond cntr
	38	(Not used)
	39	Force cache set 1 allocate
	40	Force tag file 0 valid
	41	Force tag file 1 valid
	42	Force tag file 2 valid
5	43	Force LM tag PE
	44	Force minipipe PE
	45 through 47	(Not used)
6	48 through 55	(Always zero)
7	56 through 63	(Always zero)

	•
5	~
1	ದ
i	
¢	Ó
	-
t	5
•	,
	٠.

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Unit	Signal Name	Description F.	RU
0	00 01 02 03 04 05 06		INU 3.5B INU 3.5B INU 3.5B INU 3.5B INU 3.2D INU 3.2D INU 3.2D INU 3.2D	IN1 4.3-04 IN1 4.3-04 IN1 4.3-04 IN1 4.0-02 IN1 4.0-02 IN1 4.0-02 IN1 4.0-02 IN1 4.0-02	IN1 IN1 IN1 IN1 IN1 IN1 IN1 IN1	GOSETXO GOSETX1 GOSETX2 GOSETX3 MAXLACO MAXLAC1 MAXLAC1 MAXLAC2	Dabl IBS set 0 Dabl IBS set 1 Dabl IBS set 1 Dabl IBS set 3 Set max lookahead count bit 4 Set max lookahead count bit 5 Set max lookahead count bit 6 Set max lookahead count bit 7	
1	08 09 10 11 12 13 14 15		AC1 3.27A AC2 3.10C AC1 3.29C AC1 3.29C AC2 3.8D AC2 3.8D AC2 3.8D AC2 3.8D	AC1 4.2-11 AC2 4.3-00 AC1 4.2-06 AC1 4.2-06 AC2 4.0-07 AC2 4.0-07 AC2 4.0-07 AC2 4.0-07	AC1 AC2 AC1 AC1 AC2 AC2 AC2 AC2	PEMSSG PEMSPG ENBSMO ENBSM1 ENBPMO ENBPM1 ENBPM2 ENBPM3	Force miss on seg map PE Force miss on page map PE Enbl seg map 0 Enbl seg map 1 Enbl page map set 0 Enbl page map set 1 Enbl page map set 1 Enbl page map set 2 Enbl page map set 3	
	16 17 18		PSR 3.0E PSR 3.8B PSR 3.0F	PSR 4.0-02 PSR 4.5B-03 PMF 4.0-08	PSR PSR PMF	ENERRC EHLTER ICBSTR	Enbl MC of the asynchronous error bfr Enbl halt on error Enbl start fctn/DUE to trigger capture b	bfr
2	19 20 21 22 23		DIV 3.7C DIV 3.7C DIV 3.7C DIV 3.7C DIV 3.7C	DIV 4.0-31 DIV 4.0-31 DIV 4.0-31 DIV 4.0-31 DIV 4.0-31	SCU SCU SCU SCU SCU	NETSELO NETSEL1 NETSEL2 NETSEL3 NETSEL4	Div net result sel bit 0 Div net result sel bit 1 Div net sel for compare bit 0 Div net sel for compare bit 1 Enbl maint mode	
	24		OCA 3.7C	OCA 4.7-04	OCA	DESTALE	Dsbl stale data (Not used)	
3	26 27 28 29 30 31		INU 3.19A INU 3.19A INU 3.19A INU 3.19A INU 3.19A INU 3.19A	IN2 4.0-15 IN2 4.0-15 IN2 4.0-15 IN2 4.0-15 IN2 4.0-15 IN2 4.0-15 IN2 4.0-15	IN2 IN2 IN2 IN2 IN2 IN2 IN2	DISTMR DECTMO DECTM1 DECTM2 DECTM3 DECTM4	Dsbl issue timer DBC timeout interval cont bit 0 DBC timeout interval cont bit 1 DBC timeout interval cont bit 2 DBC timeout interval cont bit 3 DBC timeout interval cont bit 3 DBC timeout interval cont bit 4	

#### PROC-990, 992, 994, 990E, 995E DEC REGISTER (30) (Sheet 2 of 4)

			Level 3	Level 4		Signal		
Byte	Bit(s)	Due	Diagram	Diagram	Unit	Name	Description	FRU
_		_					<del></del>	
	32		AC1 3.32A	AC1 4.4-00	AC1	ENPLMC	Enbl P left MC	
	33		MAC 3.3B	MAC 4.1-05	MAC	DCBT33	Enbl PTM sel	
	34		PMF 3.3B	PMF 4.1-02	PMF	DECCNT	Test event state cntrs rgtr	
4	35		MAC 3.6D	MAC 4.0-20	MAC	DCBT35	Enbl cor error cond	
•	36		PSR 3.14A	PSR 4.4-04	PSR	MSTMON	Master set monitor mode	
	37		AC1 3.29C	AC1 4.2-06	AC1	ENSGMC	Enbl seg map MC	
	38		AC2 3.8D	AC2 4.0-07	AC2	ENPGMC	Enbl page map MC	
	39		EPN 3.8A	EPN 4.13-00	EPN	LNGMCN	Enbl initialize on MAC access	
	33		DEN J.OR	EFN 4.15 00	DI II	Divolicit	DIDI INICIALIZATIO CON TESTE DE L'ANGE	
	40		PSR 3.10A	PSR 4.4-05	PSR	ITRCNTO	Initialize retry cntr set bit 0	
	41		PSR 3.10A	PSR 4.4-05	PSR	ITRCNT1	Initialize retry cntr set bit 1	
	42		PSR 3.10A	PSR 4.4-05	PSR	ITRCNT2	Initialize retry cntr set bit 2	
	43		PSR 3.10A	PSR 4.4-05	PSR	ITRCNT3	Initialize retry cntr set bit 3	
	44		IDU 3.21A	IDU 4.7-11	IDU	DECBPE	Enbl CSA bkpt halt	
	44		INU 3.18B	IN2 4.0-04	IN2	NDECBP	Breakpoint enbl	
5	45		IDU 3.21A	IDU 4.7-11	IDU	DECCMP	Enbl PFS-CSA bkpt compare	
-	46		IDU 3.21C	IDU 4.7-07	IDU	DECMHT	Set microcode halted	
	46		INU 3.18A	IN2 4.0-00	IN2	DECPRG	CIR purge	
	47		EPN 3.2F	EPN 4.6-00	EPN	DCBT47	Dsbl errors	
	47		IDU 3.8A	IDU 4.2-12	IDU	DECDER	Enbl CWD error tags	
	47		INU 3.11B	IN1 4.7-01	IN1	DBADEC	Complement of DCBT 47	
	47		AC1 3.37B	AC2 4.4-01	AC1	NPDM	Block DUE error	
			AC2 3.27C	AC1 4.8-12	AC2	BLKDUE	Dsbl PDMs	
	48		OCA 3.10B,J		OCA	PREFWD	Enbl prefetch forward	
	49		OCA 3.10B,J		OCA	PREREV	Enbl prefetch reverse	
	50		OCA 3.10B	OCA 4.1-04	OCA	PRESTO	Enbl prefetch on all stores	
6	51		OCA 3.10B	OCA 4.1-04	OCA	PSTORO	Enbl prefetch on stores to word 0	
	52		OCA 3.10B	OCA 4.1-04	OCA	PSTOR3	Enbl prefetch on stores to word 3	
	53		OCA 3.10B	OCA 4.1-04	OCA	PREMIS	Enbl prefetch on miss	
	54		AC1 3.15B	AC1 4.0-01	AC1	INC32B	Incr prefetch by 32 bytes	
	55		AC1 3.15B	AC1 4.0-00	ACl	INC64B	Incr prefetch by 64 bytes	

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Unit	Signal Name	Description	FRU
	56		OCA 3.7K	OCA 4.0-04	OCA	ENABSO	Enbl set 0	
	57		OCA 3.7K	OCA 4.0-04	OCA	ENABS1	Enbl set 1	
	58		OCA 3.7K	OCA 4.0-04	OCA	ENABS2	Enbl set 2	
7	59		OCA 3.7K	OCA 4.0-04	OCA	ENABS3	Enbl set 3	
	60		INU 3.12A	IN1 4.7-04	IN1	BRNDEC	Force predict branch taken	
	61		OCA 3.11B		OCA	OCASTP	OCA serial mode	
	62		AC1 3.28B		AC1	RMAMOD	Bypass seg map	
			AC2 3.8A	AC2 4.0-024	AC2	FRCRMA	Bypass page map	
	63		PSR 3.18B	PSR 4.6A-08	PSR	CDVMID	PSR VMID initial value	

## PROC-990, 992, 994, 990E, 995E DEC REGISTER (30) (Sheet 4 of 4)

DIVIDE NETS (DEC BITS 19-23)\*

NET	RESULT 19,20	COMPARE 21,22	ENABLE 23
1	00	00	1
2	01	01	1
3	10	10	1
4	11	11	1

\*Use the indicated values for bits 19-23 to compare a divide net to itself.

DUE definition for registers 80-8F: I = Imprecise DUE (nonretryable) P = Precise DUE (retryable) P,I = Precise or imprecise DUE N = Nonretryable DUE

2	
è	S
C	n
٥	0
t	;
5	5
	1
c	4

Byte		Due	Level 3 Diagram	Level 4 Diagram	Unit	Signal Name	Description	FRU
0	00 01 02 03 04 05 06		PSR 3.11F PSR 3.11F MAC 3.0A MAC 3.8B MAC 3.6B MAC 3.6B MAC 3.6B	PSR 4.5B-02 PSR 4.5B-02 MAC 4.0-03 MAC 4.1-03 MAC 4.1-09 MAC 4.1-09 MAC 4.1-09 MAC 4.1-09	PSR PSR MAC MAC MAC MAC MAC MAC	DUEMAC CORERR PFS32 PFS33 PFS34 PFS35 PFS36 PFS37	Detected uncor error Corrected error 100 data PB Read mux PB Initial cont store adrs rgtr, byte 0 Initial cont store adrs rgtr, byte 1 Control store bytr rgtr, byte 0	151-2B5FU-B01 151-2B5FU-B01 0FVH-1D1-EL CB-1D1-H09 CB-1D1-J11 CE-1D1-J11 CE-1D1-K11
. 1	08 09 10 11 12 13 14		MAC 3.7A MAC 3.7A MAC 3.7A MAC 3.7A MAC 3.7A MAC 3.7A MAC 3.7A MAC 3.7A	MAC 4.1-08 MAC 4.1-08 MAC 4.1-08 MAC 4.1-08 MAC 4.1-08 MAC 4.1-08 MAC 4.1-08 MAC 4.1-08	MAC MAC MAC MAC MAC MAC MAC MAC	PFS0 PFS1 PFS2 PFS3 PFS4 PFS5 PFS6 PFS7	Control store bkpt rgtr, byte 1  MAC copy data out rgtr, byte 0  MAC copy data out rgtr, byte 1  MAC copy data out rgtr, byte 2  MAC copy data out rgtr, byte 3  MAC copy data out rgtr, byte 3  MAC copy data out rgtr, byte 4  MAC copy data out rgtr, byte 5  MAC copy data out rgtr, byte 6  MAC copy data out rgtr, byte 7	CE-1D1-K11  CE-1D1-G15  CE-1D1-G15  CE-1D1-H15  CE-1D1-H15  CE-1D1-J15  CE-1D1-K15  CE-1D1-K15
2	16 17 18 19 20 21 22 23		MAC 3.7B MAC 3.7B MAC 3.7B MAC 3.7B MAC 3.7B MAC 3.7B MAC 3.7B MAC 3.7B	MAC 4.1-10 MAC 4.1-10 MAC 4.1-10 MAC 4.1-10 MAC 4.1-10 MAC 4.1-10 MAC 4.1-10 MAC 4.1-10	MAC MAC MAC MAC MAC MAC MAC	PFS8 PFS9 PFS10 PFS11 PFS12 PFS13 PFS14 PFS15	MAC disassy rgtr, byte 0 MAC disassy rgtr, byte 1 MAC disassy rgtr, byte 2 MAC disassy rgtr, byte 3 MAC disassy rgtr, byte 3 MAC disassy rgtr, byte 4 MAC disassy rgtr, byte 5 MAC disassy rgtr, byte 5 MAC disassy rgtr, byte 6 MAC disassy rgtr, byte 7	CB-1D1-G14 CB-1D1-H14 CB-1D1-J14 CB-1D1-G13 CB-1D1-H13 CB-1D1-J13 CB-1D1-J13 CB-4D1-K13
3	24 25 26 27 28 29 30 31	I I I I I I	MAC 3.4B MAC 3.4B MAC 3.4B MAC 3.4B MAC 3.4B MAC 3.4B MAC 3.4B MAC 3.4B	MAC 4.1-04 MAC 4.1-04 MAC 4.1-04 MAC 4.1-04 MAC 4.1-04 MAC 4.1-04 MAC 4.1-04 MAC 4.1-04	MAC MAC MAC MAC MAC MAC MAC MAC	PFS16 PFS17 PFS18 PFS19 PFS20 PFS21 PFS22 PFS23	Copy data in rgtr, byte 0 Copy data in rgtr, byte 1 Copy data in rgtr, byte 2 Copy data in rgtr, byte 3 Copy data in rgtr, byte 3 Copy data in rgtr, byte 4 Copy data in rgtr, byte 5 Copy data in rgtr, byte 6 Copy data in rgtr, byte 6 Copy data in rgtr, byte 7	CB-1D1-A15 CE-½D1-A15 CE-1D1-A13 CE-1D1-A13 CE-1D1-A12 CE-1D1-A12 CE-1D1-A11 CE-1D1-A11

#### PROC.000 002 004 000E 005E PESO PEGISTER (80) (Sheet 2 of 2)

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Unit	Signal Name	Description	FRU
	32		MAC 3.4A	MAC 4.1-05	MAC	PFS24	MAC assy rgtr, byte 0	CE-1D1-A01
	33		MAC 3.4A	MAC 4.1-05	MAC	PFS25	MAC assy rgtr, byte 1	CE-1D1-A01
	34		MAC 3.4A	MAC 4.1-05	MAC	PFS26	MAC assy rgtr, byte 2	CE-1D1-A03
4	35		MAC 3.4A	MAC 4.1-05	MAC	PFS27	MAC assy rgtr, byte 3	CE-1D1-A03
-	36		MAC 3.4A	MAC 4.1-05	MAC	PFS28	MAC assy rgtr, byte 4	CE-1D1-A04
	37		MAC 3.4A	MAC 4.1-05	MAC	PFS29	MAC assy rgtr, byte 5	CE-1D1-A04
	38		MAC 3.4A	MAC 4.1-05	MAC	PFS30	MAC assy rgtr, byte 6	CE-1D1-A05
	39		MAC 3.4A	MAC 4.1-05	MAC	PFS31	MAC assy rgtr, byte 7	CE-1D1-A05
	40	ī	RGU 3.8B	RGU 4.19-00	RGU	PFSO	History file X output data rgtr, byte 0	CB-1C1-A08
	41	î	RGU 3.8B	RGU 4.19-00	RGU	PFS1	History file X output data rgtr, byte 1	CB-1C1-A09
	42	i	RGU 3.8B	RGU 4.19-00	RGU	PFS2	History file X output data rgtr, byte 2	CB-1C1-B08
5	43	i	RGU 3.8B	RGU 4.19-00	RGU	PFS3	History file X output data rgtr, byte 3	CB-1C1-C07
	44	i	RGU 3.8B	RGU 4.19-00	RGU	PFS4	History file X output data rgtr, byte 4	CB-1C1-F07
	45	i	RGU 3.8B	RGU 4.19-00	RGU	PFS5	History file X output data rgtr, byte 5	CB-1C1-F08
	46	İ	RGU 3.8B	RGU 4.19-00	RGU	PFS6	History file X output data rgtr, byte 6	CB-1C1-G08
	47	ī	RGU 3.8B	RGU 4.19-00	RGU	PFS7	History file X output data rgtr, byte 7	CB-1C1-H09
	48	1	RGU 3.8B	RGU 4.19-00	RGU	PFS8	History file A output data rgtr, byte 2	CB-1C1-B09
	49	ī	RGU 3.8B	RGU 4.19-00	RGU	PFS9	History file A output data rgtr, byte 3	CB-1C1-C09
	50	ī	RGU 3.8B	RGU 4.19-00	RGU	PFS10	History file A output data rgtr, byte 4	CB-1C1-D07
6	51	Î	RGU 3.8B	RGU 4.19-00	RGU	PFS11	History file A output data rgtr, byte 5	CB-1C1-D08
U	52	î	RGU 3.8B	RGU 4.19-00	RGU	PFS12	History file A output data rgtr, byte 6	CB-1C1-G09
	53	Î	RGU 3.8B	RGU 4.19-00	RGU	PFS13	History file A output data rgtr, byte 7	CB-1C1-H10
	54	i	RGU 3.8B	RGU 4.19-00	RGU	PFS14	History file mem P-right, byte 0	CU-1C1-F12
	55	Ī	RGU 3.8B	RGU 4.19-00	RGU	PFS15	History file mem P-right, byte 1	CU-1C1-F12
	33	1	KGU 3.8B	RGU 4.19-00	RGU	PESIS	Alscory life mem F-light, byte 1	00 101 111
	56	1	RGU 3.8B	RGU 4.19-00	RGU	PFS16	History file mem P-right, byte 2	CU-1C1-F12
	57	I	RGU 3.8B	RGU 4.19-00	RGU	PFS17	History file mem P-right, byte 3	CU-1C1-F12
	58	I	RGU 3.8B	RGU 4.19-00	RGU	PFS18	History file mem MAC or IDU enter sel	CU-1C1-F12
7	59						(Not used)	
	60		IDU 3.21A	IDU 4.7-11	RGU	PFS128	PFS-CSA bkpt compare	CU-1D5-D11
	61		IDU 3.21A	IDU 4.7-11	RGU	PFS129	CSA bkpt halt	CU-1D5-D11
	62	I	IDU 3.21A	IDU 4.7-09	RGU	PFS130	CSA sequencing error	OGAH-2D3-GL
	63	· I	IDU 3.17P	IDU 4.6-02	RGU	PFS131	CS/CW mem access error validation	HE-2D2-H09B

Ġ	b

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Unit	Signal Name	Description	FRU
0	00 01 02 03 04 05 06		IDU 3.20C IDU 3.20C IDU 3.20C IDU 3.20C IDU 3.20C IDU 3.20C IDU 3.20C IDU 3.20C	IDU 4.7-04 IDU 4.7-04 IDU 4.7-04 IDU 4.7-04 IDU 4.7-04 IDU 4.7-04 IDU 4.7-04 IDU 4.7-04	IDU IDU IDU IDU IDU IDU IDU	PFS112 PFS113 PFS114 PFS115 PFS116 PFS117 PFS118 PFS119	MAC write data assy rgtr PE, byte 0 MAC write data assy rgtr PE, byte 1 MAC write data assy rgtr PE, byte 2 MAC write data assy rgtr PE, byte 3 MAC write data assy rgtr PE, byte 4 MAC write data assy rgtr PE, byte 5 MAC write data assy rgtr PE, byte 6 MAC write data assy rgtr PE, byte 6 MAC write data assy rgtr PE, byte 7	CU-1D1-C04 CU-1D5-C04 CU-1D5-D05 CU-1D5-D05 CU-1D5-D04 CU-1D5-E04 CU-1D5-F04
1	08 09 10 11 12 13 14 15		IDU 3.20C IDU 3.20C IDU 3.20C IDU 3.20C IDU 3.20C IDU 3.20C IDU 3.20C IDU 3.20C	IDU 4.7-04 IDU 4.7-04 IDU 4.7-04 IDU 4.7-04 IDU 4.7-04 IDU 4.7-04 IDU 4.7-04 IDU 4.7-04	IDU IDU IDU IDU IDU IDU IDU	PFS120 PFS121 PFS122 PFS123 PFS124 PFS125 PFS126 PFS127	MAC write data assy gdr PE, byte 8 MAC write data assy gdr PE, byte 9 MAC write data assy rgtr PE, byte 10 MAC write data assy rgtr PE, byte 11 MAC write data assy rgtr PE, byte 11 MAC write data assy rgtr PE, byte 13 MAC write data assy rgtr PE, byte 13 MAC write data assy rgtr PE, byte 14 MAC write data assy rgtr PE, byte 15	CU-1D5-G03 CU-1D5-G03 CU-1D5-H03 CU-1D5-H03 CU-1D5-J03 CU-1D5-J03 CU-1D5-K03 CU-1D5-K03
2	16 17 18 19 20 21 22 23	P,I P,I P,I P,I P,I	IDU 3.8A IDU 3.8A IDU 3.8A IDU 3.8A IDU 3.8A IDU 3.8A IDU 3.8A IDU 3.8A	IDU 4.2-10 IDU 4.2-10 IDU 4.2-10 IDU 4.2-10 IDU 4.2-10 IDU 4.2-10 IDU 4.2-10 IDU 4.2-10 IDU 4.2-10	IDU IDU IDU IDU IDU IDU IDU	PFS36 PFS38 PFS40 PFS42 PFS44 PFS46 PFS48 PFS50	CST data PE byte 8 or SM mem check 0 CST data PE byte 9 or SM mem check 1 CST data PE byte 9 or SM mem check 1 CST data PE byte 10 or SM mem check 2 CST data PE byte 11 or SM mem check 3 CST data PE byte 12 or SM mem check 3 CST data PE byte 13 or SM mem check 4 CST data PE byte 13 or SM mem check 5 CST data PE byte 13 or SM mem check 5 CST data PE byte 14 or SM mem check 6 CST data PE byte 15 or SM mem check 7	AF-2D2-J11 AF-2D2-J11 AF-2D2-J11 AF-2D2-J11 AF-2D2-J10 AF-2D2-J09 AF-2D2-J09 AF-2D2-J09 AF-2D2-J09
3	24 25 26 27 28 29 30 31	P,I P,I P,I P,I P,I	IDU 3.8A IDU 3.8A IDU 3.8A IDU 3.8A IDU 3.8A IDU 3.8A IDU 3.8A IDU 3.8A	IDU 4.2-10 IDU 4.2-10 IDU 4.2-10 IDU 4.2-10 IDU 4.2-10 IDU 4.2-10 IDU 4.2-10 IDU 4.2-10 IDU 4.2-10	IDÜ IDU IDU IDU IDU IDU IDU IDU	PFS37 PFS39 PFS41 PFS43 PFS45 PFS47 PFS49 PFS51	CST data PE, byte 0 or 16 CST data PE, byte 1 or 17 CST data PE, byte 2 or 18 CST data PE, byte 3 or 19 CST data PE, byte 4 or 20 CST data PE, byte 5 or 21 CST data PE, byte 5 or 21 CST data PE, byte 6 or 22 CST data PE, byte 7 or 23	AF-2D2-J11 AF-2D2-J11 AF-2D2-J11 AF-2D2-J11 AF-2D2-J09 AF-2D2-J09 AF-2D2-J09 AF-2D2-J09

# PROC 990, 992, 994, 990E, 995E PFS1 REGISTER (81) (Sheet 2 of 2)

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Unit	Signal Name		Description		FRU
	32	1	IDU 3.8A	IDU 4.2-13	IDU	PFS76	CIR	cont word PE,	byte 0	CU-1D5-K07
	33	1	IDU 3.8A	IDU 4.2-13	IDU	PFS79	CIR	cont word PE,	byte 3	CU-1D5-K07
	34	I	IDU 3.8A	IDU 4.2-13	IDU	PFS82	CIR	cont word PE,	byte 6	CU-1D5-K07
4	35	1	IDU 3.8A	IDU 4.2-13	IDU	PFS85	CIR	cont word PE,	byte 9	CU-1D5-K07
	36	I	IDU 3.8A	IDU 4.2-13	IDU	PFS88	CIR	cont word PE,	byte 12	CU-1D5-K07
	37	1	IDU 3.8A	IDU 4.2-13	IDU	PFS91	CIR	cont word PE,	byte 15	CU-1D5-K07
	38	I	IDU 3.8A	IDU 4.2-13	IDU	PFS94		cont word PE,		CU-1D5-C08
	39	I	IDU 3.8A	IDU 4.2-13	IDU	PFS97	CIR	cont word PE,	byte 21	CU-1D5-C08
	40	I	IDU 3.8A	IDU 4.2-13	IDU	PFS77	CIR	cont word PE,	byte 1	CU-1D5-K07
	41	I	IDU 3.8A	IDU 4.2-13	IDU	PFS80	CIR	cont word PE,	byte 4	CU-1D5-K07
	42	I	IDU 3.8A	IDU 4.2-13	IDU	PFS83	CIR	cont word PE,	byte 7	CU-1D5-K07
5	43	I	IDU 3.8A	IDU 4.2-13	IDU	PFS86	CIR	cont word PE,	byte 10	CU-1D5-K07
	44	I	IDU 3.8A	IDU 4.2-13	IDU	PFS89	CIR	cont word PE,	byte 13	CU-1D5-K07
	45	I	IDU 3.8A	IDU 4.2-13	IDU	PFS92	CIR	cont word PE,	byte 16	CU-1D5-C08
	46	I	IDU 3.8A	IDU 4.2-13	IDU	PFS95		cont word PE,		CU-1D5-C08
	47	I	IDU 3.8A	IDU 4.2-13	IDU	PFS98	CIR	cont word PE,	byte 22	CU-1D5-C08
	48	1	IDU 3.8A	IDU 4.2-13	IDU	PFS78	CIR	cont word PE,	byte 2	CU-1D5-K07
	49	1	IDU 3.8A	IDU 4.2-13	IDU	PFS81	CIR	cont word PE,	byte 5	CU-1D5-K07
	50	I	IDU 3.8A	IDU 4.2-13	IDU	PFS84	CIR	cont word PE,	byte 8	CU-1D5-K07
6	51	I	IDU 3.8A	IDU 4.2-13	IDU	PFS87	CIR	cont word PE,	byte 11	CU-1D5-K07
	52	I	IDU 3.8A	IDU 4.2-13	IDU	PFS90	CIR	cont word PE,	byte 14	CU-1D5-K07
	53	1	IDU 3.8A	IDU 4.2-13	IDU	PFS93	CIR	cont word PE,	byte 17	CU-1D5-C08
	54	1	IDU 3.8A	IDU 4.2-13	IDU	PFS96	CIR	cont word PE.	byte 20	CU-1D5-C08
	55	I	IDU 3.8A	IDU 4.2-13	IDU	PFS99	CIR	cont word PE,	byte 23	CU-1D5-C08
	56		IDU 3.14B	IDU 4.4-01	IDU	PFS72	CWD	BDP descr PE,	byte 0	CB-2D1-G03
	57		IDU 3.14B	IDU 4.4-01	IDU	PFS73		BDP descr PE,		CB-2D1-H03
	58		IDU 3.14B	IDU 4.4-01	IDU	PFS74		BDP descr PE,		CB-2D1-J03
7.	59		IDU 3.14B	IDU 4.4-01	IDU	PFS75		BDP descr PE.		CB-2D1-K03
	60	1	IDU 3.8A	IDU 4.2-13	IDU	PFS108		BDP descr PE.		CU-1D5-F12
	61	ī	IDU 3.8A	IDU 4.2-13	IDU	PFS109		BDP descr PE,		CU-1D5-F12
	62	ī	IDU 3.8A	IDU 4.2-13	IDU	PFS110		BDP descr PE,		CU-1D5-F12
	63	- I	IDU 3.8A	IDU 4.2-13	IDU	PFS111		BDP descr PE,		CU-1D5-F12

σ	١

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Unit	Signal Name	Description	FRU
0	00 01 02 03 04 05 06		IDU 3.7A IDU 3.7A IDU 3.7A IDU 3.7A IDU 3.7C IDU 3.7C IDU 3.7C IDU 3.7C	IDU 4.2-00	IDU IDU IDU IDU IDU IDU IDU	PFS0 PFS1 PFS2 PFS3 PFS20 PFS21 PFS22 PFS23	CSA P-rgtr PB, byte 4 CSA P-rgtr PB, byte 5 CSA P-rgtr PE, byte 6 CSA P-rgtr PE, byte 7 CSD P-rgtr PE, byte 7 CSD P-rgtr PE, byte 5 CSD P-rgtr PE, byte 5 CSD P-rgtr PE, byte 5 CSD P-rgtr PE, byte 7	CB-2D3-H14 CB-2D3-H15 CB-2D3-J15 CB-2D3-K15 CE-2D3-H02 CE-2D3-H02 CE-2D3-J02 CE-2D3-J02
1	08 09 10 11 12 13 14	I I I	IDU 3.11E IDU 3.11E IDU 3.11E IDU 3.11E IDU 3.8A IDU 3.8A IDU 3.8A	IDU 4.5H-03 IDU 4.5G-03 IDU 4.5F-03 IDU 4.5E-03 IDU 4.5H-03 IDU 4.5G-03 IDU 4.5F-03 IDU 4.5E-03	IDU IDU IDU IDU IDU IDU IDU IDU	PFS60 PFS61 PFS62 PFS63 PFS100 PFS101 PFS102 PFS103	CMA P-rgtr PE, byte 4 CMA P-rgtr PE, byte 5 CMA D-rgtr PE, byte 5 CMA D-rgtr PE, byte 6 CMA P-rgtr PE, byte 7 CIR P-rgtr PE, byte 4 CIR P-rgtr PE, byte 5 CIR P-rgtr PE, byte 5 CIR P-rgtr PE, byte 7	0GAH-2D2-GL 0GAH-2D2-GU 0GAH-2D2-FU 0GAH-2D2-FU 0GAH-2D2-GL 0GAH-2D2-GL 0GAH-2D2-FU 0GAH-2D2-FU
2	16 17 18 19 20 21 22 23		IDU 3.7A IDU 3.7A IDU 3.7A IDU 3.7A IDU 3.1E IDU 3.11E IDU 3.11E	IDU 4.2-00 IDU 4.2-00 IDU 4.2-00 IDU 4.2-00 IDU 4.5D-03 IDU 4.5C-03 IDU 4.5B-03 IDU 4.5A-03	IDU IDU IDU IDU IDU IDU IDU	PFS4 PFS5 PFS6 PFS7 PFS64 PFS65 PFS66	CSA UTP FGTE PE, byte 0 CSA UTP FGTE PE, byte 1 CSA UTP FGTE PE, byte 1 CSA UTP FGTE PE, byte 2 CSA UTP FGTE PE, byte 3 CWA UTP FGTE PE, byte 0 CWA UTP FGTE PE, byte 1 CWA UTP FGTE PE, byte 1 CWA UTP FGTE PE, byte 2 CWA UTP FGTE PE, byte 3	CU-2D3-K14 CU-2D3-K14 CU-2D3-K13 CU-2D3-K13 0GAH-2D2-EL 0GAH-2D2-EU 0GAH-2D2-DU
3	24 25 26 27 28 29 30 31	I I I	IDU 3.8A IDU 3.8A IDU 3.8A IDU 3.8A IDU 3.7A IDU 3.7A IDU 3.7A IDU 3.7A	IDU 4.5D-03 IDU 4.5C-03 IDU 4.5B-03 IDU 4.5A-03 IDU 4.2-01 IDU 4.2-01 IDU 4.2-01 IDU 4.2-01	IDU IDU IDU IDU IDU IDU IDU	PFS104 PFS105 PFS106 PFS107 PFS8 PFS9 PFS10 PFS11	CIR UTP rgtr PE, byte 0 CIR UTP rgtr PE, byte 1 CIR UTP rgtr PE, byte 1 CIR UTP rgtr PE, byte 2 CIR UTP rgtr PE, byte 3 CSA instr rgtr PE, byte 3 CSA instr rgtr PE, byte 1 CSA instr rgtr PE, byte 1 CSA instr rgtr PE, byte 2 CSA instr rgtr PE, byte 2 CSA instr rgtr PE, byte 3	0GAH-2D2-EL 0GAH-2D2-EU 0GAH-2D2-DL 0GAH-2D2-DU CU-2D3-A15 CU-2D3-A15 CU-2D3-B15 CU-2D3-B15

#### PROC-990, 992, 994, 990E, 995E PFS2 REGISTER (82) (Sheet 2 of 2)

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Unit	Signal Name	Description	FRU
4	32 33 34 35 36 37 38 39	I I I	IDU 3.7C IDU 3.7C IDU 3.7C IDU 3.7C IDU 3.11D IDU 3.11D IDU 3.11D	IDU 4.2-01 IDU 4.2-01 IDU 4.2-01 IDU 4.2-01 IDU 4.2-05 IDU 4.2-05 IDU 4.2-05 IDU 4.2-05	IDU IDU IDU IDU IDU IDU IDU IDU	PFS24 PFS25 PFS26 PFS27 PFS68 PFS69 PFS70 PFS71	CSD instr rgtr PE, byte 0 CSD instr rgtr PE, byte 1 CSD instr rgtr PE, byte 2 CSD instr rgtr PE, byte 2 CSD instr rgtr PE, byte 3 CWA instr rgtr PE, byte 0 CWA instr rgtr PE, byte 1 CWA instr rgtr PE, byte 1 CWA instr rgtr PE, byte 2 CWA instr rgtr PE, byte 3	CE-2D3-H05 CE-2D3-H05 CE-2D3-J05 CU-2D3-J05 HE-2D1-H111 HE-2D1-H111 HE-2D1-H111
5	40 41 42 43 44 45 46 47		IDU 3.7A IDU 3.7A IDU 3.7A IDU 3.7C IDU 3.7C IDU 3.7C IDU 3.7C IDU 3.7C	IDU 4.2-02 IDU 4.2-02 IDU 4.2-02 IDU 4.2-02 IDU 4.2-02 IDU 4.2-02 IDU 4.2-02 IDU 4.2-02	IDU IDU IDU IDU IDU IDU IDU	PFS12 PFS13 PFS14 PFS15 PFS28 PFS29 PFS30 PFS31	CSA first BDF desor PE, byte 0 CSA first BDF desor PF, byte 1 CSA first BDF desor PF, byte 2 CSA first BDF desor PF, byte 3 CSD first BDF desor PF, byte 0 CSD first BDF desor PF, byte 1 CSD first BDF desor PF, byte 1 CSD first BDF desor PF, byte 2 CSD first BDF desor PF, byte 2	CE-2D3-B13 CE-2D3-B14 CE-2D3-B14 CE-2D3-B14 CE-2D3-J03 CE-2D3-J03 CE-2D3-H03 CE-2D3-H03
6	48 49 50 51 52 53 54 55		IDU 3.11B IDU 3.11B IDU 3.11B IDU 3.7A IDU 3.7A IDU 3.7A IDU 3.7A	IDU 4.2-04 IDU 4.2-04 IDU 4.2-04 IDU 4.2-04 IDU 4.2-02 IDU 4.2-02 IDU 4.2-02 IDU 4.2-02	IDU IDU IDU IDU IDU IDU IDU IDU	PFS52 PFS53 PFS54 PFS55 PFS16 PFS17 PFS18 PFS19	CMA first BDP descr PE, byte 0 CWA first BDP descr PE, byte 1 CWA first BDP descr PE, byte 2 CWA first BDP descr PE, byte 3 CSA last/only BDP descr PE, byte 3 CSA last/only BDP descr PE, byte 1 CSA last/only BDP descr PE, byte 2 CSA last/only BDP descr PE, byte 2 CSA last/only BDP descr PE, byte 3	CE-2D1-J12 CE-2D1-J13 CE-2D1-J13 CE-2D3-C14 CE-2D3-C14 CE-2D3-C15 CE-2D3-C15
7	56 57 58 59 60 61 62 63		IDU 3.7C IDU 3.7C IDU 3.7C IDU 3.7C IDU 3.11C IDU 3.11C IDU 3.11C IDU 3.11C	IDU 4.2-02 IDU 4.2-02 IDU 4.2-02 IDU 4.2-02 IDU 4.2-04 IDU 4.2-04 IDU 4.2-04 IDU 4.2-04	IDU IDU IDU IDU IDU IDU IDU	PFS32 PFS33 PFS34 PFS35 PFS56 PFS57 PFS58 PFS59	CSD last/only BDP descr PE, byte 0 CSD last/only BDP descr PE, byte 1 CSD last/only BDP descr PE, byte 1 CSD last/only BDP descr PE, byte 2 CSD last/only BDP descr PE, byte 3 CWA last/only BDP descr PE, byte 0 CWA last/only BDP descr PE, byte 1 CWA last/only BDP descr PE, byte 1 CWA last/only BDP descr PE, byte 2 CWA last/only BDP descr PE, byte 3	CE-2D3-J04 CE-2D3-J04 CE-2D3-H04 CE-2D1-H12 CE-2D1-H12 CE-2D1-H13 CE-2D1-H13

٠.

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Unit	Signal Name	Description	FRU
0	00-02 03 04- 05 06 07	I I P,I	BDP 3.3A BDP 3.3A BDP 3.1B BDP 3.4A BDP 3.1B	BDP 4.0-08 BDP 4.0-08 BDP 4.0-03 BDP 4.1-00 BDP 4.3-02	BDP BDP BDP BDP BDP	PFS59 PFS60 PFS0 PFS1 PFS50	(Not used) SC right invalid operand SC left invalid operand LSU mark line PE SVA-byte number rgtr PE Mark lines rgtr PE	FT-1C2-EL FT-1C2-EU CB-1B2-J13 CU-1C2-F12 CU-1C2-B14
1	08 09 10 11 12 13 14		BDP 3.5A BDP 3.5A BDP 3.5A BDP 3.5A BDP 3.5A BDP 3.5A BDP 3.5A BDP 3.5A	BDP 4.1-02 BDP 4.1-02 BDP 4.1-02 BDP 4.1-02 BDP 4.1-02 BDP 4.1-02 BDP 4.1-02 BDP 4.1-02	BDP BDP BDP BDP BDP BDP BDP BDP	PFS2 PFS3 PFS4 PFS5 PFS6 PFS7 PFS8 PFS9	Aj BFR B rgtr PE, byte 0 Aj BFR B rgtr PE, byte 1 Aj BFR B rgtr PE, byte 2 Aj BFR B rgtr PE, byte 3 Aj BFR B rgtr PE, byte 3 Aj BFR B rgtr PE, byte 4 Aj BFR B rgtr PE, byte 6 Aj BFR B rgtr PE, byte 6 Aj BFR B rgtr PE, byte 7	CE-1C2-F04 CE-1C2-F05 CE-1C2-G03 CE-1C2-G04 CE-1C2-G05 CE-1C2-G06 CE-1C2-H04 CE-1C2-H05
2	16 17 18 19 20 21 22 23		BDP 3.5A BDP 3.5A BDP 3.5A BDP 3.5A BDP 3.5A BDP 3.5A BDP 3.5A BDP 3.5A	BDP 4.1-02 BDP 4.1-02 BDP 4.1-02 BDP 4.1-02 BDP 4.1-02 BDP 4.1-02 BDP 4.1-02 BDP 4.1-02	BDP BDP BDP BDP BDP BDP BDP BDP	PFS10 PFS11 PFS12 PFS13 PFS14 PFS15 PFS16 PFS17	Aj BFR A rgtr PE, byte 0 Aj BFR A rgtr PE, byte 1 Aj BFR A rgtr PE, byte 2 Aj BFR A rgtr PE, byte 3 Aj BFR A rgtr PE, byte 4 Aj BFR A rgtr PE, byte 5 Aj BFR A rgtr PE, byte 6 Aj BFR A rgtr PE, byte 6 Aj BFR A rgtr PE, byte 6 Aj BFR A rgtr PE, byte 7	CE-1C1-F04 CE-1C2-F05 CE-1C2-G03 CE-1C2-G04 CE-1C2-G06 CE-1C2-H04 CE-1C2-H04
3	24 25 26 27 28 29 30 31		BDP 3.7A BDP 3.7A BDP 3.7A BDP 3.7A BDP 3.7A BDP 3.7A BDP 3.7A BDP 3.7A	BDP 4.1-08 BDP 4.1-08 BDP 4.1-08 BDP 4.1-08 BDP 4.1-08 BDP 4.1-08 BDP 4.1-08 BDP 4.1-08	BDP BDP BDP BDP BDP BDP BDP	PFS18 PFS19 PFS20 PFS21 PFS22 PFS23 PFS24 PFS25	Ak BPR B/immed byte/scale count rgtr Ak BPR B rgtr PP, byte 1 Ak BPR B rgtr PP, byte 3 Ak BPR B rgtr PP, byte 3 Ak BPR B rgtr PP, byte 4 Ak BPR B rgtr PP, byte 5 Ak BPR B rgtr PP, byte 5 Ak BPR B rgtr PP, byte 6 Ak BPR B rgtr PP, byte 7	PE CE-1C2-G10 CE-1C2-F09 CE-1C2-F10 CE-1C2-G08 CE-1C2-G09 CE-1C2-G10 CE-1C2-J11 CE-1C2-H09

# PROC-990, 992, 994, 990E, 995E PFS3 REGISTER (83) (Sheet 2 of 2)

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Unit	Signal Name	Description	FRU
	32		BDP 3.7A	BDP 4.1-08	BDP	PFS26	Ak BFR A rgtr PE, byte 0	CE-1C2-D14
	33		BDP 3.7A	BDP 4.1-08	BDP	PFS27	Ak BFR A rgtr PE, byte 1	CE-1C2-D14
	34		BDP 3.7A	BDP 4.1-08	BDP	PFS28	Ak BFR A rgtr PE, byte 2	CE-1C2-C14
4	35		BDP 3.7A	BDP 4.1-08	BDP	PFS29	Ak BFR A rgtr PE, byte 3	CE-1C2-C14
	36		BDP 3.7A	BDP 4.1-08	BDP	PFS30	Ak BFR A rgtr PE, byte 4	CE-1C2-C15
	37		BDP 3.7A	BDP 4:1-08	BDP	PFS31	Ak BFR A rgtr PE, byte 5	CE-1C2-C15
	38		BDP 3.7A	BDP 4.1-08	BDP	PFS32	Ak BFR A rgtr PE, byte 6	CE-1C2-D15
	39		BDP 3.7A	BDP 4.1-08	BDP	PFS33	Ak BFR A rgtr PE, byte 7	CE-1C2-D15
	40	P.I	BDP 3.9A	BDP 4.2-00	BDP	PFS34	Aj descr rgtr PE	CU-1C2-J01
	41	P,I	BDP 3.9A	BDP 4.2-00	BDP	PFS35	Ak descr rgtr PE	CU-1C2-J02
	42		BDP 3.10B	BDP 4.2-02	BDP	PFS36	Aj subtrahend PE	CB-1C2-A03
5	43		BDP 3.10C	BDP 4.2-03	BDP	PFS37	Ak subtrahend PE	CB-1C2-A05
	44		BDP 3.11A	BDP 4.2-04	BDP	PFS38	Aj length count PE	AM-1C2-B01
	45	P,I		BDP 4.2-05	BDP	PFS39	Aj length decrementor PE	CA-1C2-A02
	46		BDP 3.12A	BDP 4.2-06	BDP	PFS40	Ak length count PE	CE-1C2-C04 CA-1C2-B05
	47		BDP 3.12B	BDP 4.2-07	BDP	PFS41	Ak length decrementor PE	CA-1C2-B05
	48		BDP 3.13B	BDP 4.3-00	BDP	PFS42	BDP data result mux rgtr PE, byte 0	CB-1C2-J13
	49		BDP 3.13B	BDP 4.3-00	BDP	PFS43	BDP data result mux rgtr PE, byte 1	CB-1C2-J14
	50		BDP 3.13B	BDP 4.3-00	BDP	PFS44	BDP data result mux rgtr PE, byte 2	CB-1C2-J15
6	51		BDP 3.13B	BDP 4.3-00	BDP	PFS45	BDP data result mux rgtr PE, byte 3	CB-1C2-H13 CB-1C2-H14
	52		BDP 3.13B	BDP 4.3-00	BDP	PFS46	BDP data result mux rgtr PE, byte 4	CB-1C2-H14
	53		BDP 3.13B	BDP 4.3-00	BDP	PFS47	BDP data result mux rgtr PE, byte 5	CB-1C2-R13
	54		BDP 3.13B	BDP 4.3-00	BDP	PFS48	BDP data result mux rgtr PE, byte 6 BDP data result mux rgtr PE, byte 7	CB-1C2-G14
	55		BDP 3.13B	BDP 4.3-00	BDP	PFS49	BDP data result mux rgcr PE, byce /	CB-102-013
	56	I	BDP 3.16E	BDP 4.4-03	BDP	PFS51	Soft cont Bl data PE	FT-1C2-EU
	57	1	BDP 3.16E	BDP 4.4-03	BDP	PFS52	Soft cont B2 data PE	FT-1C2-EL
	58		BDP 3.14B	BDP 4.3-04	BDP	PFS53	Convert byte, overflow byte rgtr A PE	CE-1B2-H03
7 :	59		BDP 3.14B	BDP 4.3-04	BDP	PFS54	Convert byte, overflow byte rgtr B PE	CE-1B2-H03
	60	I	BDP 3.15A	BDP 4.4-00	BDP	PFS55	BDP micr rgtr bits 0-2 PE	CE-1C2-A07
	61	I	BDP 3.15A	BDP 4.4-00	BDP	PFS56	BDP micr rgtr bits 3-9 PE	CE-1C2-A07
	62	I	BDP 3.16B	BDP 4.4-03	BDP	PFS57	Soft cont mem adrs PE board 1	HA-1C2-C08B
	63	T .	BDD 3 16B	BDP 4.4-03	BDP	PFS58	Soft cont mem adrs PE board 2	HA-1C2-C08B

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Unit	Signal Name	Description	FRU
0	00 01 02 03-07	I P P,I	SCX 3.0E DIV 3.19B IMU 3.3B	SCX 4.0-04 DIV 4.0-49 IMU 4.0-05	SCU SCU SCU	PFS0 PFS1 PFS2	IMU/FPU compare error Div network compare error PE on byte from BDP (Not used)	CE-1B4-K15 AF-1A3-A01 HB-1A4-E14
1	08-15						(Not used)	
2	16-23						(Not used)	
3	24-31						(Not used)	
4	32 33 34 35 36 37 38 39	I I I	AC2 3.4C AC2 3.27A AC2 3.2E AC2 3.19C AC2 3.5A AC2 3.27B AC2 3.28	AC2 4.4-02 AC2 4.4-00 AC2 4.4-02 AC2 4.4-01 AC2 4.4-01 AC2 4.7-02 AC2 4.7-02	AC2 AC2 AC2 AC2 AC2 AC2 AC2	PFS94 PFS90 PFS91 PFS92 PFS93 PFS37 PFS87	(Not used) Store wait DUE Rank 6 and backup of error cond PE Invalid SCM4 read Port A tag PE SCM4 feth PE Page map multiple hit SCM4 peth	CU-2A3-D14 CE-2A5-C05 CU-2A3-D14 CE-2A5-C02B CU-2A4-F12 CU-2A4-F12
5	40 41 42 43 44 45 46 47		AC2 3.18C AC2 3.18C AC2 3.18C AC2 3.18C AC2 3.17B AC2 3.17B AC2 3.17B AC2 3.17B	AC2 4.6-01 AC2 4.6-01 AC2 4.6-01 AC2 4.6-01 AC2 4.7-04 AC2 4.7-04 AC2 4.7-04 AC2 4.7-04	AC2 AC2 AC2 AC2 AC2 AC2 AC2 AC2 AC2	PFS28 PFS29 PFS30 PFS31 PFS32 PFS33 PFS34 PFS35	Port A RMA PE, byte 5 Port A RMA PE, byte 5 Port A RMA PE, byte 6 Port A RMA PE, byte 6 Port B RMA PE, byte 6 Port B RMA PE, byte 4 Port B RMA PE, byte 5 Port B RMA PE, byte 5 Port B RMA PE, byte 5 Port B RMA PE, byte 6	CB-2A5-B15 CB-2A5-C15 CB-2A5-C10 CB-2A5-E15 HA-2A5-H15B CU-2A5-C01 CU-2A5-C01 HA-2A5-H15A

#### PROC-990, 992, 994, 990E, 995E PFS4 REGISTER (84) (Sheet 2 of 2)

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Unit	Signal Name	Description	FRU
6	48 49 50 51		AC2 3.23B AC2 3.23B AC2 3.23B AC2 3.23B	AC2 4.8-02 AC2 4.8-02 AC2 4.8-02 AC2 4.8-02	AC2 AC2 AC2 AC2	PFS60 PFS61 PFS62 PFS63	Port C RMA PE, byte 4 Port C RMA PE, byte 5 Port C RMA PE, byte 6 Port C RMA PE, byte 7	CB-2A5-F15 CB-2A5-E13 CB-2A5-D11 CB-2A5-E12
	52 53 54 55	I I I	AC2 3.15A AC2 3.15A AC2 3.15A AC2 3.15A	AC2 4.8-05 AC2 4.8-05 AC2 4.8-05 AC2 4.8-05	AC2 AC2 AC2 AC2	PFS50 PFS51 PFS52 PFS53	Port C SVA cntr PE, byte 4 Port C SVA cntr PE, byte 5 Port C SVA cntr PE, byte 6 Port C SVA cntr PE, byte 7	CU-2A5-F09 HE-2A5-C06B HE-2A5-C06B HE-2A5-C06B
7	56 57 58 59 60 61 62 63	I I I	AC2 3.19D AC2 3.29D AC2 3.22D AC2 3.22D AC2 3.22B AC2 3.16B AC2 3.16B	AC2 4.6-00 AC2 4.6-00 AC2 4.8-00 AC2 4.8-00 AC2 4.8-08 AC2 4.3-04 AC2 4.3-04	AC2 AC2 AC2 AC2 AC2 AC2 AC2 AC2	PFS54 PFS55 PFS64 PFS65 PFS59 PFS44 PFS45 PFS46	port A length entr PE, byte 0 Port A length entr PE, byte 1 Port C length entr PE, byte 0 Port C length entr PE, byte 0 Store tag PE Rank 6 page frame adrs bits 39-46 PE Rank 6 page frame afrs bits 39-46 PE Rank 6 page frame afrs bits 39-46 PE Rank 6 page frame afrs bits 47-54 PE	HA-2A5-D01A CU-2A5-F09 CU-2A5-F09 CU-2A5-F09 CB-2A5-G07 CE-2A5-D12 CE-2A5-D12 CE-2A5-D12

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Unit	Signal Name	Description	FRU
0	00 01 02 03 04 05 06		AC2 3.13B AC2 3.13B AC2 3.14A AC2 3.14A AC2 3.14A AC2 3.14A AC2 3.14A AC2 3.14A	AC2 4.9-01 AC2 4.9-01 AC2 4.0-01 AC2 4.0-01 AC2 4.0-01 AC2 4.0-01 AC2 4.0-01 AC2 4.0-01	AC2 AC2 AC2 AC2 AC2 AC2 AC2 AC2	PFS26 PFS27 PFS6 PFS7 PFS8 PFS9 PFS10 PFS11	Page table adrs PE, bits 40-47 Page table average P	HA-2A5-A15A HA-2A5-A15A CE-2A3-B10 CE-2A3-B10 CE-2A3-B11 CE-2A3-B12 CE-2A3-B13 CE-2A3-B13
1	08 09 10 11 12 13 14	I I I I I	AC2 3.13B AC2 3.14D AC2 3.14D AC2 3.14D AC2 3.14D AC2 3.14D AC2 3.14D AC2 3.14D	AC2 4.4-01 AC2 4.4-01 AC2 4.4-01 AC2 4.4-01 AC2 4.4-01 AC2 4.4-01 AC2 4.4-01 AC2 4.4-01	AC2 AC2 AC2 AC2 AC2 AC2 AC2 AC2	PFS25 PFS76 PFS77 PFS78 PFS79 PFS80 PFS81 PFS82	Page table length PE Rank 6 SVA PE, byte 0 Rank 6 SVA PE, byte 2 Rank 6 SVA PE, byte 3 Rank 6 SVA PE, byte 3 Rank 6 SVA PE, byte 4 Rank 6 SVA PE, byte 5 Rank 6 SVA PE, byte 5 Rank 6 SVA PE, byte 6 Rank 6 SVA PE, byte 7	HA-2A5-A15B CE-2A3-F14 CE-2A3-F09 CE-2A3-F10 CE-2A3-F11 CE-2A3-F12 CE-2A3-F13 CE-2A3-F13
2	16 17 18 19 20 21 22 23		AC2 3.29A AC2 3.29A AC2 3.15A AC2 3.15A AC2 3.15A AC2 3.15A AC2 3.15A AC2 3.15A	AC2 4.0-01 AC2 4.0-01 AC2 4.8-01 AC2 4.8-01 AC2 4.8-01 AC2 4.8-01 AC2 4.8-01 AC2 4.8-01	AC2 AC2 AC2 AC2 AC2 AC2 AC2 AC2	PFS56 PFS57 PFS48 PFS49 PFS72 PFS73 PFS42 PFS43	Rank 5 ring and seg number, byte 2 Rank 5 ring and seg number, byte 3 Port C SVA PE, byte 2 Port C SVA PE, byte 3 Port C SVA PE, byte 3 Port C SVA PE, byte 5 Port C SVA PE, byte 5 Port C SVA PE, byte 5 Port C SVA PE, byte 6 Port C SVA PE, byte 7	CE-2A3-F03 CE-2A3-F03 CE-2A3-A07 CE-2A3-F04 CE-2A3-F04 CE-2A3-F05 CE-2A3-F05
3	24 25 26 27 28 29 30 31	I I I I	AC2 3.29B AC2 3.29B AC2 3.5A AC2 3.5A AC2 3.5A AC2 3.5A AC2 3.5A AC2 3.5A	AC2 4.4-01 AC2 4.4-01 AC2 4.4-01 AC2 4.4-01 AC2 4.4-01 AC2 4.4-01 AC2 4.4-01 AC2 4.4-01	AC2 AC2 AC2 AC2 AC2 AC2 AC2 AC2	PFS88 PFS89 PFS4 PFS5 PFS36 PFS74 PFS58 PFS75	Rank 6 ring and seg number PE, byte 2 Rank 6 ring and seg number PE, byte 3 Low 1 ring and 1 ring 1	CE-2A3-A09 CE-2A3-A10 CE-2A3-F04 CE-2A5-F05 CE-2A5-F06 CE-2A5-F03 CE-2A5-K01 CE-2A5-K02

#### PROC-990, 992, 994, 990E, 995E PFS5 REGISTER (85) (Sheet 2 of 2)

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Unit	Signal Name	Description	FRU
4	32 33 34 35 36 37 38 39		AC2 3.30B AC2 3.30B AC2 3.30B AC2 3.30B AC2 3.30B AC2 3.30B AC2 3.30B AC2 3.30B	AC2 4.11-01 AC2 4.11-01 AC2 4.11-01 AC2 4.11-01 AC2 4.11-01 AC2 4.11-01 AC2 4.11-01 AC2 4.11-01	AC2 AC2 AC2 AC2 AC2 AC2 AC2 AC2	PFS12 PFS13 PFS14 PFS15 PFS16 PFS17 PFS18 PFS19	MAC write or table read PE, byte 0 MAC write or table read PE, byte 1 MAC write or table read PE, byte 2 MAC write or table read PE, byte 2 MAC write or table read PE, byte 3 MAC write or table read PE, byte 4 MAC write or table read PE, byte 5 MAC write or table read PE, byte 6 MAC write or table read PE, byte 6 MAC write or table read PE, byte 7	CU-2A3-F02 CU-2A3-E02 CU-2A3-D02 CU-2A3-C02 CU-2A3-B02 CU-2A3-B01 CU-2A3-B01
5	40 41 42 43 44 45 46		AC2 3.30B AC2 3.30B AC2 3.30B AC2 3.13A AC2 3.13A AC2 3.13A AC2 3.13A AC2 3.13A	AC2 4.11-01 AC2 4.11-01 AC2 4.11-01 AC2 4.9-00 AC2 4.9-00 AC2 4.9-00 AC2 4.9-00 AC2 4.9-00	AC2 AC2 AC2 AC2 AC2 AC2 AC2 AC2	PFS1 PFS2 PFS3 PFS20 PFS21 PFS22 PFS23 PFS24	Alternate PME PE, byte 5 Alternate PME PE, byte 6 Alternate PME PE, byte 7 Seg page ID PE, byte 2 Seg page ID PE, byte 3 Seg page ID PE, byte 4 Seg page ID PE, byte 5 Page ID PE, byte 5 Page ID PE, byte 5	CE-2A4-A01 CE-2A4-B01 CE-2A4-A02 CU-2A3-A15 CU-2A3-A15 CU-2A3-B15 CU-2A3-B15 CU-2A3-B15
6	48 49 50 51 52 53 54 55		AC2 3.29F AC2 3.6A AC2 3.29C AC2 3.29C AC2 3.29C AC2 3.29C AC2 3.29C AC2 3.29C	AC2 4.10-00 AC2 4.10-02 AC2 4.10-01 AC2 4.10-01 AC2 4.10-01 AC2 4.10-01 AC2 4.10-01 AC2 4.10-01	AC2 AC2 AC2 AC2 AC2 AC2 AC2 AC2	PFS0 PFS47 PFS66 PFS67 PFS68 PFS69 PFS70 PFS71	Debuig mask rgtr PE Page size mask PE Data results, ring and seg number, byte 2 Data results, ring and seg number, byte 3 Data results, ring and seg number, byte 3 Data results sel PE, byte 5 Data results sel PE, byte 6 Data results sel PE, byte 7	CU-2A5-F09 CU-2A5-F09 CE-2A3-E05 CE-2A3-E06 CE-2A5-A01 CE-2A5-B01 CE-2A5-B02 CE-2A5-E11
7	56 57 58 59 60 61 62 63	I I I	AC2 3.21A AC2 3.21A AC2 3.21A AC2 3.21A AC2 3.10B AC2 3.10B AC2 3.10B AC2 3.10B	AC2 4.7-05 AC2 4.7-05 AC2 4.7-05 AC2 4.7-05 AC2 4.4-02 AC2 4.4-02 AC2 4.4-02 AC2 4.4-02	AC2 AC2 AC2 AC2 AC2 ?-1 AC2 AC2	PFS38 PFS39 PFS40 PFS41 PFS83 =J_73 PFS85 PFS86	Port B miss tag PE, byte 0 Port B miss tag PE, byte 1 Port B miss tag PE, byte 1 Port B miss tag PE, byte 3 Port B miss tag PE, byte 4 Page map PE, set 1 Page map PE, set 1 Page map PE, set 2 Page map PE, set 3	CB-2A5-J01 CB-2A5-J02 CB-2A5-J04 CB-2A5-J05 CU-2A4-H01B CU-2A4-H01B CU-2A4-H01B

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Unit	Signal Name	Description	FRU
0	00 01 02 03 04 05 06	P, I P, I P, I P, I P, I P, I P, I	BP3 3.1A BP3 3.1A BP3 3.1A BP3 3.1A BP3 3.11A BP3 3.14B BP3 3.15B BP3 3.15F	BP3 4.0-03 BP3 4.0-03 BP3 4.0-03 BP3 4.0-03 BP3 4.0-03 BP3 4.3-02 BP3 4.4-00 BP3 4.4-00	BP3 BP3 BP3 BP3 BP3 BP3 BP3	PFS0 PFS1 PFS2 PFS3 PFS4 PFS5 PFS6 PFS7	BP3 micr rgtr PE, byte 0 or 1 BP3 micr rgtr PE, byte 2 or 3 BP3 micr rgtr PE, byte 2 or 5 BP3 micr rgtr PE, byte 6 or 7 Immed byte PE BPR adcs PE Rgtr file A adcs PE Rgtr file B adcs PE Rgtr file B adcs PE	CU-1D2-B01 CU-1D2-H01 CU-1D2-J01 CU-1D2-K01 HA-1D2-H03A HA-1D2-H03A HA-1D2-G10A
1	08 09 10 11 12 13 14	P,I P,I P,I P,I P,I P,I P,I	BP3 3.16C BP3 3.29E BP3 3.25B BP3 3.20A BP3 3.2A BP3 3.2D BP3 3.5C BP3 3.8C	BP3 4.4-01 BP3 4.9-04 BP3 4.10-00 BP3 4.5-00 BP3 4.0-00 BP3 4.0-00 BP3 4.1-04 BP3 4.2-04	BP3 BP3 BP3 BP3 BP3 BP3 BP3 BP3	PFS8 PFS9 PFS10 PFS11 PFS12 PFS13 PFS14 PFS15	Retr file A PE Boit mask PE Edit mask PE Convert to dec PE C stream stage 2 data PE Aj descr PE A stream stage 2 data PE B stream stage 2 data PE B stream stage 2 data PE	HA-1D2-F06A CN-1D2-AU CN-1D2-K11 CN-1D2-D04 CU-1D2-H02 CU-1D2-J02 CL-1D2-BU CL-1D2-CU
2	16 17 18 19 20 21 22 23	P,I P,I P,I P,I P,I P,I P,I	BP3 3.13B BP3 3.15A BP3 3.16D BP3 3.23C BP3 3.22C BP3 3.3B BP3 3.3B BP3 3.5C	BP3 4.3-01 BP3 4.4-01 BP3 4.4-01 BP3 4.6-05 BP3 4.6-05 BP3 4.11-05 BP3 4.11-05 BP3 4.11-01	BP3 BP3 BP3 BP3 BP3 BP3 BP3 BP3	PFS16 PFS17 PFS18 PFS19 PFS20 PFS21 PFS22 PFS23.	Common stage 7 data PB Table load limit rgtr PE Rgtr file B PE Binary/dec RMM adrs PE Translate RAM adrs PE Spec error or mult by 256 adrs PE Spec error or mult by 256 adrs PE Spec error or mult by 256 RAM output PE A stream stage 1 data PE	CB-1D2-D08 CB-1D2-F13 CU-1D2-F09 AF-1D2-AL AF-1D2-AL AF-1D2-BL AF-1D2-BL CL-1D2-BU
3	24 25 26 27 28 29 30 31	P,I P,I I I I	BP3 3.22C BP3 3.23E BP3 3.8C CMC 3.32A AC1 3.27A BP3 3.36B BP3 3.37C BP3 3.37B	BP3 4.6-05 BP3 4.6-05 BP3 4.2-01 CM4 4.4x-02 CM3 4.2-02 AC1 4.7-00 AC1 4.7-01 AC1 4.7-03	BP3 BP3 BP3 CMC CMC AC1 AC1 AC1	PFS24 PFS25 PFS26 PFS0 PFS1 PFS79 PFS80 PFS83	Translate RAM data PE Binary/dec RAM data PE B stream stage 1 data PE PW adra PE Maint rgtr write data PE SCM 2 PE SCM 3 PE RAM 4 Soft cont rgtr PE	AF-1D2-AL AF-1D2-AL CL-1D2-CU HF-3D1-J10B 0FPH-3A1-EU CE-2A1-H11 CU-2A1-J09 CU-2A1-K11

#### PROC-990, 992, 994, 990E, 995E PFS6 REGISTER (86) (Sheet 2 of 2)

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Unit	Signal Name	Description	FRU
	32	I	AC1 3.15B	AC1 4.0-0	AC1	PFS0	Transfer count PE	CE-2A2-E01 CE-2A2-C01
	33	I	AC1 3.17A	AC1 4.0-2	AC1 AC1	PFS5 PFS6	Instr descr rgtr PE, byte 0 Instr descr rgtr PE, byte 1	CE-2A2-C01
	34 35	I	AC1 3.17A AC1 3.17A	AC1 4.0-2 AC1 4.0-2	AC1	PFS7	Instr descr rgtr PE, byte 2	CE-2A2-J01
4	36	I	AC1 3.17A	AC1 4.0-2 AC1 4.0-2	AC1	PFS8	BDP descr, bytes 0 and 1	CE-2A2-H01
	37	ĭ	AC1 3.15C	AC1 4.0-2	AC1	PFS9	BDP descr, bytes 2 and 3	CE-2A2-H01
	38	Î	AC1 3.15C	AC1 4.0-2	ACI	PFS10	BDP descr, bytes 4 and 5	CE-2A2-C02
	39	Ī	AC1 3.15C	AC1 4.0-2	AC1	PFS11	BDP descr, bytes 6 and 7	CE-2A2-C02
	40	I	AC1 3.0D	AC1 4.7-0	AC1	PFS75	M1 micr rgtr PE, byte 1	CE-2A1-D13
	41	I	AC1 3.0D	AC1 4.7-0	AC1	PFS76	Ml micr rgtr PE, byte 2	CE-2A1-D13
	42	I	AC1 3.0D	AC1 4.7-0	AC1	PFS77	M1 micr rgtr PE, byte 3	CE-2A1-D13
5	43	1	AC1 3.0D	AC1 4.7-0	AC1	PFS78	M1 micr rgtr PE, byte 4	CE-2A1-D13
	44	1	AC1 3.16A	AC1 4.0-1	AC1	PFS1	P right rgtr PE, byte 4	CE-2A2-G01
	45	1	AC1 3.16A	AC1 4.0-1	AC1	PFS2	P right rgtr PE, byte 5	CE-2A2-G01 CE-2A2-J02
	46	Ī	AC1 3.16A	AC1 4.0-1	AC1	PFS3	P right rgtr PE, byte 6	CE-2A2-J02
	47	1	AC1 3.16A	AC1 4.0-1	AC1	PFS4	P right rgtr PE, byte 7	
	48	1	AC1 3.18D	AC1 4.0-5	AC1	PFS12	SVA byte number mux/rgtr PE, byte 4	CB-2A2-D09
	49	I	AC1 3.18D	AC1 4.0-5	AC1	PFS13	SVA byte number mux/rgtr PE, byte 5	CB-2A2-E09
	50	I	AC1 3.18D	AC1 4.0-5	AC1	PFS14	SVA byte number mux/rgtr PE, byte 6	CB-2A2-F09
6	51	I	AC1 3.18D	AC1 4.0-5	ACl	PFS15	SVA byte number mux/rgtr PE, byte 7	CB-2A2-G09
	52		AC1 3.18D	AC1 4.0-5	AC1	PFS16	SVA byte number bfr rgtr PE, byte 4	CE-2A2-B03
	53		AC1 3.18D	AC1 4.0-5	AC1	PFS17	SVA byte number bfr rgtr PE, byte 5	CE-2A2-B03 CE-2A2-B04
	54		AC1 3.18D	AC1 4.0-5	AC1	PFS18	SVA byte number bfr rgtr PE, byte 6	CE-2A2-B04
	55		AC1 3.18D	AC1 4.0-5	AC1	PFS19	SVA byte number bfr rgtr PE, byte 7	CE-282-B04
	56		AC1 3.18A	AC1 4.0-9	AC1	PFS20	Byte number holding rgtr PE, byte 4	CB-2A2-D10
	57		AC1 3.18A	AC1 4.0-9	AC1	PFS21	Byte number holding rgtr PE, byte 5	CB-2A2-E10
	58		AC1 3.18A	AC1 4.0-9	AC1	PFS22	Byte number holding rgtr PE, byte 6	CB-2A2-F10
7 .	59		AC1 3.18A	AC1 4.0-9	AC1	PFS23	Byte number holding rgtr PE, byte 7	CB-2A2-G11
	60		AC1 3.19C	AC1 4.2-14	AC1	PFS24	Incr adder operand B rgtr PE, byte 4	CU-2A1-H09
	61		AC1 3.19C	AC1 4.2-14	AC1	PFS25	Incr adder operand B rgtr PE, byte 5	CU-2A1-H09
	62		AC1 3.19C	AC1 4.2-14	AC1	PFS26	Incr adder operand B rgtr PE, byte 6	CU-2A1-H09 CU-2A1-H09
	63		AC1 3.19C	AC1 4.2-14	AC1	PFS27	Incr adder operand B rgtr PE, byte 7	CO-2MI-HU9

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Unit	Signal Name	Description	FRU
0	00 01 02 03 04 05 06 07	I I I I I	AC1 3.37A AC1 3.37A AC1 3.37A AC1 3.37A AC1 3.37A AC1 3.37A AC1 3.37A AC1 3.22A	AC1 4.7-01 AC1 4.7-01 AC1 4.7-01 AC1 4.7-01 AC1 4.7-01 AC1 4.7-01 AC1 4.7-01 AC1 4.7-01 AC1 4.7-01	AC1 AC1 AC1 AC1 AC1 AC1 AC1 AC1	PFS60 PFS61 PFS62 PFS63 PFS64 PFS65 PFS66 PFS28	Seg descr RMA adder PE, byte 4 seg descr RMA adder DE, byte 5 seg descr RMA adder DE, byte 5 seg descr RMA adder DE, byte 6 seg descr RMA adder DE, byte 7 Seg descr RMA adder PE, byte 7 Seg descr RMA carry error, byte 5 Seg descr RMA carry error, byte 6 Seg descr RMA carry error, byte 7 Length rgtr PE	CU-2A1-A10 CU-2A1-A10 CU-2A1-A10 CU-2A1-A10 CU-2A1-A10 CU-2A1-A10 CU-2A1-A10 CU-2A1-A10
1	08 09 10 11 12 13 14	I I I I I	AC1 3.37B AC1 3.37B AC1 3.34E AC1 3.17A AC1 3.23G AC1 3.23G AC1 3.37C AC1 3.37B	AC1 4.7-03 AC1 4.7-03 AC1 4.4-10 AC1 4.0-02 AC1 4.7-01 AC1 4.7-01 AC1 4.7-01 AC1 4.7-03	AC1 AC1 AC1 AC1 AC1 AC1 AC1 AC1	PFS50 PFS51 PFS52 PFS67 PFS36 PFS37 PFS81 PFS82	Rank 4 seg descr rgtr PF, byte 4 Rank 4 seg descr rgtr PE, byte 5 Rank 4 seg descr rgtr PE, byte 5 Rank 4 seg descr rgtr PE, byte 7 Instr descr rgtr PE copy 2, byte 2 Seg table length rgtr PE, bits 4-7 Seg table length rgtr/comparator, bits 4-11 Rank 3 fcth code rgtr/bfr PE, byte 0 SCM 4 fcth code rgtr PE, byte 0	CU-2A1-K11 CU-2A1-K11 CE-2A1-D13 CU-2A2-J01 CU-2A1-A10 CU-2A1-J09 CU-2A1-K11
2	16 17 18 19 20 21 22 23	I	AC1 3.3A AC1 3.4A AC1 3.4A AC1 3.4A AC1 3.47 AC1 3.4A AC1 3.4A AC1 3.4A	AC1 4.5-10 AC1 4.5-12 AC1 4.5-12 AC1 4.5-12 AC1 4.7-03 AC1 4.5-13 AC1 4.5-13 AC1 4.5-13	AC1 AC1 AC1 AC1 AC1 AC1 AC1	PFS84 PFS86 PFS87 PFS88 PFS85 PFS91 PFS92 PFS93	LSU tag rank 3 rgtr/bfr PR, bits 5-12 Rank 5 LSU tag rgtr PE, byte 0 Rank 5 LSU tag rgtr PE, byte 1 Rank 5 LSU tag rgtr PE, byte 3 Vector length rank 4 rgtr PF, bits 58-65 Rank 5 LSU tag rgtr PE, byte 0 Rank 5 LSU tag rgtr PE, byte 0 Rank 5 LSU tag rgtr PE, byte 1 Rank 5 LSU tag rgtr PE, byte 1 Rank 5 LSU tag rgtr PE, byte 3	CE-2A1-H14 CU-2A1-C09 CU-2A1-C09 CU-2A1-D08 CU-2A1-L11 CU-2A1-C08 CU-2A1-C08 CU-2A1-D08
3	24 25 26 27 28 29 30 31	I I I	AC1 3.7A AC1 3.10A AC1 3.36B AC1 3.36B AC1 3.37B AC1 3.37B AC1 3.24C AC1 3.24C	AC1 4.5-06 AC1 4.5-07 AC1 4.7-00 AC1 4.7-00 AC1 4.7-03 AC1 4.7-03 AC1 4.2-01 AC1 4.2-01	AC1 AC1 AC1 AC1 AC1 AC1 AC1	PFS38 PFS39 PFS72 PFS73 PFS44 PFS45 PFS40 PFS41	SCM 2 invalld fctn code SCM 3 invalld fctn code Pleft rgtr ring and seg PE, byte 2 Pleft rgtr ring and seg PE, byte 3 Ring/seg rgtr rank 4 PE, byte 2 Ring/seg rgtr rank 4 PE, byte 2 Rank 3 ring and seg rgtr PE, byte 3 Rank 3 ring and seg rgtr PE, byte 3 Rank 3 ring and seg rgtr PE, byte 3	CU-2B2-D03 CU-2B2-D03 CE-2A1-H11 CE-2A1-H11 CU-2A1-K11 CU-2A1-K11 CE-2B2-D02 CE-2B2-D01

#### PROC-990, 992, 994, 990E, 995E PFS7 REGISTER (87) (Sheet 2 of 2)

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Unit	Signal Name	Description	FRU
<b>4</b>	32 33 34 35 36 37 38 39	I I I	AC1 3.24A AC1 3.24A AC1 3.4B AC1 3.4B AC1 3.32A AC1 3.32A AC1 3.32A AC1 3.32A	AC1 4.2-03 AC1 4.2-03 AC1 4.5-12 AC1 4.5-12 AC1 4.7-00 AC1 4.7-00 AC1 4.7-00 AC1 4.7-00	AC1 AC1 AC1 AC1 AC1 AC1 AC1	PFS42 PFS43 PFS89 PFS90 PFS68 PFS69 PFS70 PFS71	Ring/seg hold rgtr PE, byte 2 Ring/seg hold rgtr PE, byte 3 Rank 5 length rgtr PE, bits 50-57 Rank 5 length rgtr PE, bits 58-65 Pleft rgtr Reys PE, byte 0 Pleft rgtr Reys PE, byte 1 Pleft rgtr or seg PE, byte 2 Pleft rgtr or seg PE, byte 3	CE-2B2-J03 CE-2B2-J03 CU-2A1-F10 CU-2A1-F10 CE-2A1-C11 CE-2A1-B10 CE-2A1-B11 CE-2A1-D10
5	40 41 42 43 44 45 46 47	I	AC1 3.34E AC1 3.34E AC1 3.34E AC1 3.37C AC1 3.26A AC1 3.26A AC1 3.37B AC1 3.37B	AC1 4.4-10 AC1 4.4-10 AC1 4.4-10 AC1 4.7-01 AC1 4.2-10 AC1 4.2-10 AC1 4.7-03 AC1 4.7-03	AC1 AC1 AC1 AC1 AC1 AC1 AC1	PFS58 PFS59 PFS57 PFS29 PFS46 PFS47 PFS48 PFS49	Seg number hold gdr PB, byte 2 Seg number hold gdr PB, byte 3 Ring number hold gdr PB, byte 2 Port B length cntr PB, bits 0-7 ASID holding rgtr PB, byte 2 ASID holding rgtr PB, byte 3 ASID rgtr rank 4 PE, byte 3 ASID rgtr rank 4 PE, byte 3	HE-2A1-E15A HE-2A1-E15A CE-2A1-D13 CU-2A1-J09 CE-2B2-G12 CE-2B2-G12 CU-2A1-K11 CU-2A1-K11
6	48 49 50 51 52 53 54 55	I I I I I I	AC1 3.34E AC1 3.37C AC1 3.37C AC1 3.37C AC1 3.34C AC1 3.37C AC1 3.37C AC1 3.37C	AC1 4.4-10 AC1 4.7-01 AC1 4.7-01 AC1 4.7-01 AC1 4.4-10 AC1 4.7-01 AC1 4.7-01 AC1 4.7-01	AC1 AC1 AC1 AC1 AC1 AC1 AC1 AC1	PFS55 PFS30 PFS31 PFS32 PFS56 PFS33 PFS34 PFS35	Global key hold rgtr PE, byte 0 RAC and PEC rgtr and comparator PE, byte 5 RAC and PEC rgtr and comparator PE, byte 6 RAC and PEC rgtr and comparator PE, byte 6 RAC and PEC rgtr and comparator PE, byte 5 RAC and PEC rgtr and comparator PE, byte 5 RAC and PEC rgtr and comparator PE, byte 6 RAC and PEC rgtr and comparator PE, byte 6 RAC and PEC rgtr and comparator PE, bits 55-60	CE-2A1-D13 CU-2A1-J09 CU-2A1-J09 CU-2A1-J09 HE-2A1-E15A CU-2A1-J09 CU-2A1-J09 CU-2A1-J09
7	56 57 58 59 60-63	I I I	AC1 3.31E AC1 3.31D AC1 3.37C AC1 3.37C	AC1 4.2-02 AC1 4.2-11 AC1 4.7-02 AC1 4.7-01	AC1 AC1 AC1 AC1	PFS53 PFS54 PFS74 PFS94	Seg map 1 PE Seg map 0 PE Multiple seg map hits Port B length cntr PE, bits 8-15 (Not used)	CU-2B2-D03 CU-2B2-D12 CU-2B2-A11

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Unit	Signal Name	Description	FRU
0	00-07						(Not used)	
1	08 09 10 11 12 13 14	I I I I I	LSU 3.22C LSU 3.22C LSU 3.22C LSU 3.22C LSU 3.22C LSU 3.22C LSU 3.22C LSU 3.22C	LSU 4.0-02 LSU 4.0-02 LSU 4.0-02 LSU 4.0-02 LSU 4.0-02 LSU 4.0-02 LSU 4.0-02 LSU 4.0-02	LSU LSU LSU LSU LSU LSU LSU	PFS24 PFS25 PFS26 PFS27 PFS28 PFS29 PFS30 PFS31	Load BDP mux/rgtr PE, byte 0 Load BDP mux/rgtr PE, byte 1 Load BDP mux/rgtr PE, byte 2 Load BDP mux/rgtr PE, byte 3 Load BDP mux/rgtr PE, byte 4 Load BDP mux/rgtr PE, byte 4 Load BDP mux/rgtr PE, byte 5 Load BDP mux/rgtr PE, byte 6 Load BDP mux/rgtr PE, byte 6	CB-2C4-B11 CB-2C4-C11 CB-2C4-D11 CB-2C4-E11 CB-2C4-G11 CB-2C4-H11 CB-2C4-H11 CB-2C4-K11
2	16 17 18 19 20 21 22 23	I I I I I I	LSU 3.22A LSU 3.22A LSU 3.22A LSU 3.22A LSU 3.22A LSU 3.22A LSU 3.22A LSU 3.22A	LSU 4.0-02 LSU 4.0-02 LSU 4.0-02 LSU 4.0-02 LSU 4.0-02 LSU 4.0-02 LSU 4.0-02 LSU 4.0-02	LSU LSU LSU LSU LSU LSU LSU	PFS32 PFS33 PFS34 PFS35 PFS36 PFS37 PFS38 PFS39	Load state mux/sgtr PB, byte 0 Load state mux/sgtr PB, byte 1 Load state mux/sgtr PB, byte 2 Load state mux/sgtr PB, byte 3 Load state mux/sgtr PB, byte 3 Load state mux/sgtr PB, byte 4 Load state mux/sgtr PB, byte 5 Load state mux/sgtr PB, byte 6 Load state mux/sgtr PB, byte 7	CB-2C4-B15 CB-2C4-C15 CB-2C4-D15 CB-2C4-B15 CB-2C4-G15 CB-2C4-H15 CB-2C4-J15 CB-2C4-K15
3	24 25 26 27 28 29 30 31		LSU 3.30B LSU 3.30B LSU 3.30B LSU 3.30B LSU 3.30B LSU 3.30B LSU 3.30B	LSU 4.0-05 LSU 4.0-05 LSU 4.0-05 LSU 4.0-05 LSU 4.0-05 LSU 4.0-05 LSU 4.0-05 LSU 4.0-05	LSU LSU LSU LSU LSU LSU LSU LSU	PFS182 PFS183 PFS184 PFS185 PFS186 PFS187 PFS188 PFS189	A data bfr output rgtr PE, byte 0 A data bfr output rgtr PE, byte 1 A data bfr output rgtr PE, byte 1 A data bfr output rgtr PE, byte 3 A data bfr output rgtr PE, byte 3 A data bfr output rgtr PE, byte 4 A data bfr output rgtr PE, byte 5 A data bfr output rgtr PE, byte 6 A data bfr output rgtr PE, byte 6 A data bfr output rgtr PE, byte 6 A data bfr output rgtr PE, byte 7	CU-2C4-D08 CU-2C4-D08 CU-2C4-D08 CU-2C4-D08 CU-2C4-D08 CU-2C4-D08 CU-2C4-D08 CU-2C4-D08

# PROC-990, 992, 994, 990E, 995E PFS8 REGISTER (88) (Sheet 2 of 2)

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Unit	Signal Name	Description	FRU
4	32 33 34 35 36 37 38 39		LSU 3.30B LSU 3.30B LSU 3.30B LSU 3.30B LSU 3.30B LSU 3.30B LSU 3.30B	LSU 4.0-05 LSU 4.0-05 LSU 4.0-05 LSU 4.0-05 LSU 4.0-05 LSU 4.0-05 LSU 4.0-05 LSU 4.0-05	LSU LSU LSU LSU LSU LSU LSU LSU	PFS200 PFS201		CU-2C4-A09 CU-2C4-A09 CU-2C4-A10 CU-2C4-A10 CU-2C4-A11 CU-2C4-A11 CU-2C4-A12 CU-2C4-A12
5	40 41 42 43 44 45 46 47		LSU 3.30B LSU 3.30B LSU 3.30B LSU 3.30B LSU 3.30B LSU 3.30B LSU 3.30B	LSU 4.0-04 LSU 4.0-04 LSU 4.0-04 LSU 4.0-04 LSU 4.0-04 LSU 4.0-04 LSU 4.0-04	LSU LSU LSU LSU LSU LSU LSU LSU	PFS16 PFS17 PFS18 PFS19 PFS20 PFS21 PFS22 PFS23	A data bfr output rgtr 2, byte 0 A data bfr output rgtr 2, byte 1 A data bfr output rgtr 2, byte 1 A data bfr output rgtr 2, byte 3 A data bfr output rgtr 2, byte 3 A data bfr output rgtr 2, byte 4 A data bfr output rgtr 2, byte 5 A data bfr output rgtr 2, byte 5 A data bfr output rgtr 2, byte 6 A data bfr output rgtr 2, byte 6 A data bfr output rgtr 2, byte 7	CU-2A1-E08 CU-2A1-E08 CU-2A1-E07 CU-2A1-E07 CU-2A1-F07 CU-2A1-F07 CU-2A1-G07 CU-2A1-G07
6	48 49 50 51 52 53 54 55	I I I I I I	LSU 3.20A LSU 3.20A LSU 3.20A LSU 3.20A LSU 3.20A LSU 3.20A LSU 3.20A	LSU 4.0-00 LSU 4.0-00 LSU 4.0-00 LSU 4.0-00 LSU 4.0-00 LSU 4.0-00 LSU 4.0-00	LSU LSU LSU LSU LSU LSU LSU LSU	PFS190 PFS191 PFS192 PFS193 PFS194 PFS195 PFS196 PFS197	B data bfr output rgtr, byte 2 B data bfr output rgtr, byte 3 B data bfr output rgtr, byte 4 B data bfr output rgtr, byte 5	CU-2C4-H03 CU-2C4-H03 CU-2C4-K08 CU-2C4-H03 CU-2C4-H03 CU-2C4-K08 CU-2C4-K08
7	56 57 58 59 60 61 62 63	I I I I I	LSU 3.20C LSU 3.20C LSU 3.20C LSU 3.20C LSU 3.20C LSU 3.20C LSU 3.20C	LSU 4.0-00 LSU 4.0-00 LSU 4.0-00 LSU 4.0-00 LSU 4.0-00 LSU 4.0-00 LSU 4.0-00	LSU LSU LSU LSU LSU LSU LSU	PFS0 PFS1 PFS2 PFS3 PFS4 PFS5 PFS6 PFS7	B input data rgtr, byte 0 B input data rgtr, byte 1 B input data rgtr, byte 1 B input data rgtr, byte 3 B input data rgtr, byte 3 B input data rgtr, byte 4 B input data rgtr, byte 5 B input data rgtr, byte 5 B input data rgtr, byte 6 B input data rgtr, byte 6 B input data rgtr, byte 7	CU-2C4-K08 CU-2C4-K08 CU-2C4-K08 CU-2C4-K08 CU-2C4-K08 CU-2C4-K08 CU-2C4-K08 CU-2C4-K08

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Unit	Signal Name	Description	FRU
0	00 01 02 03 04 05	I I I I I	LSU 3.20F LSU 3.20F LSU 3.20F LSU 3.20F LSU 3.20F LSU 3.20F LSU 3.20F	LSU 4.0-01 LSU 4.0-01 LSU 4.0-01 LSU 4.0-01 LSU 4.0-01 LSU 4.0-01 LSU 4.0-01	LSU LSU LSU LSU LSU LSU LSU	PFS8 PFS9 PFS10 PFS11 PFS12 PFS13 PFS14	Load X rgtr PE, byte 0 Load X rgtr PE, byte 1 Load X rgtr PE, byte 2 Load X rgtr PE, byte 2 Load X rgtr PE, byte 3 Load X rgtr PE, byte 4 Load X rgtr PE, byte 5 Load X rgtr PE, byte 5	CU-2C3-A11 CU-2C3-A11 CU-2C3-A11 CU-2C3-A11 CU-2C3-A11 CU-2C3-A11 CU-2C3-A11
	07	1	LSU 3.20F	LSU 4.0-01	LSU	PFS15	Load X rgtr PE, byte 7	CU-2C3-A11
1	08 09 10 11 12 13 14 15		LSU 3.43B LSU 3.43B LSU 3.43B LSU 3.43B LSU 3.43B LSU 3.43B LSU 3.43B LSU 3.43B	LSU 4.1-01 LSU 4.1-01 LSU 4.1-01 LSU 4.1-01 LSU 4.1-01 LSU 4.1-01 LSU 4.1-01 LSU 4.1-01	LSU LSU LSU LSU LSU LSU LSU	PFS40 PFS41 PFS42 PFS43 PFS44 PFS45 PFS46 PFS47	Store data input mux/rgtr, byte 0 Store data input mux/rgtr, byte 1 Store data input mux/rgtr, byte 2 Store data input mux/rgtr, byte 3 Store data input mux/rgtr, byte 3 Store data input mux/rgtr, byte 5 Store data input mux/rgtr, byte 5 Store data input mux/rgtr, byte 6 Store data input mux/rgtr, byte 7	CU-2B4-D15 CU-2B4-D15 CU-2B4-D15 CU-2B4-D15 CU-2B4-D15 CU-2B4-D15 CU-2B4-D15 CU-2B4-D15
2	16 17 18 19 20 21 22 23		LSU 3.54B LSU 3.54B LSU 3.54B LSU 3.54B LSU 3.54B LSU 3.54B LSU 3.54B LSU 3.54B	LSU 4.1-07 LSU 4.1-07 LSU 4.1-07 LSU 4.1-07 LSU 4.1-07 LSU 4.1-07 LSU 4.1-07 LSU 4.1-07	LSU LSU LSU LSU LSU LSU LSU	PFS48 PFS49 PFS50 PFS51 PFS52 PFS53 PFS54 PFS55	Store data output PE, byte 0 Store data output PE, byte 1 Store data output PE, byte 1 Store data output PE, byte 2 Store data output PE, byte 3 Store data output PE, byte 4 Store data output PE, byte 5 Store data output PE, byte 6 Store data output PE, byte 6 Store data output PE, byte 7	CU-284-D15 CU-284-D15 CU-284-D15 CU-284-D15 CU-284-D15 CU-284-D15 CU-284-D15 CU-284-D15
3	24 25 26 27 28 29		LSU 3.50B LSU 3.50B LSU 3.50B LSU 3.50B LSU 3.50B LSU 3.50B LSU 3.50B	LSU 4.1-03 LSU 4.1-03 LSU 4.1-03 LSU 4.1-03 LSU 4.1-03 LSU 4.1-03	LSU LSU LSU LSU LSU LSU	PFS56 PFS57 PFS58 PFS59 PFS60 PFS61 PFS62	Store data mux/rgtr 3 PE, byte 0 Store data mux/rgtr 3 PE, byte 1 Store data mux/rgtr 3 PE, byte 2 Store data mux/rgtr 3 PE, byte 2 Store data mux/rgtr 3 PE, byte 3 Store data mux/rgtr 3 PE, byte 4 Store data mux/rgtr 3 PE, byte 5 Store data mux/rgtr 3 PE, byte 5 Store data mux/rgtr 3 PE, byte 6	CB-2B4-H05 CB-2B4-H06 CB-2B4-H07 CB-2B4-H08 CB-2B4-H10 CB-2B4-H11 CB-2B4-H11
	31		LSU 3.50B	LSU 4.1-03	LSU	PFS63	Store data mux/rgtr 3 PE, byte 7	CB-2B4-H12

# PROC-990, 992, 994, 990E, 995E PFS9 REGISTER (89) (Sheet 2 of 2)

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Unit	Signal Name	Description	FRU
4	32 33 34 35 36 37 38 39	I I I I I I	LSU 3.23G LSU 3.23G LSU 3.23G LSU 3.23G LSU 3.23G LSU 3.23G LSU 3.23G	LSU 4.4-00 LSU 4.4-00 LSU 4.4-00 LSU 4.4-00 LSU 4.4-00 LSU 4.4-00 LSU 4.4-00 LSU 4.4-00	LSU LSU LSU LSU LSU LSU LSU	PFS156	Load A input data gtr PE, byte 0 Load A input data gtr PE, byte 1 Load A input data rgtr PE, byte 1 Load A input data rgtr PE, byte 3 Load A input data rgtr PE, byte 3 Load A input data rgtr PE, byte 4 Load A input data rgtr PE, byte 5 Load A input data rgtr PE, byte 5 Load A input data rgtr PE, byte 7	CU-2C4-A08 CU-2C4-A08 CU-2C4-A07 CU-2C4-B07 CU-2C4-B07 CU-2C4-B08 CU-2C4-B08
5	40 41 42 43 44 45 46 47	I I I I I I	LSU 3.24A LSU 3.24A LSU 3.24A LSU 3.24A LSU 3.24C LSU 3.24C LSU 3.24C	LSU 4.4-01 LSU 4.4-01 LSU 4.4-01 LSU 4.4-01 LSU 4.4-01 LSU 4.4-01 LSU 4.4-01 LSU 4.4-01	LSU LSU LSU LSU LSU LSU LSU LSU	PFS145 PFS146 PFS147 PFS148	170 RAC rgtr PE, byte 0 170 RAC rgtr PE, byte 1 170 RAC rgtr PE, byte 1 170 RAC rgtr PE, byte 2 170 RAC rgtr PE, byte 3 170 temporary rgtr PE, byte 0 170 temporary rgtr PE, byte 1 170 temporary rgtr PE, byte 1 170 temporary rgtr PE, byte 2 170 temporary rgtr PE, byte 3	CU-2C4-B02 CU-2C4-B02 CU-2C4-B01 CU-2C4-B01 CU-2C4-A02 CU-2C4-A02 CU-2C4-A01 CU-2C4-A01
6	48 49 50 51 52 53 54 55		LSU 3.54B LSU 3.51C LSU 3.5A LSU 3.5A LSU 3.5A LSU 3.5A LSU 3.5A	LSU 4.1-07 LSU 4.5-08 LSU 4.9-04 LSU 4.9-04 LSU 4.9-04 LSU 4.9-04 LSU 4.9-04 LSU 4.9-04	LSU LSU LSU LSU LSU LSU LSU LSU	PFS98 PFS178 PFS78 PFS79 PFS80 PFS81 PFS82 PFS83	Mark output PE BDP mark lines rgtr PE, Hit bfr input rgtr PE, byte 6 Hit bfr input rgtr PE, byte 7 Hit bfr input rgtr PE, byte 7 Hit bfr input rgtr PE, byte 9 Hit bfr input rgtr PE, byte 10 Hit bfr input rgtr PE, byte 10	CU-2B4-G12 CU-2B5-E05 CB-2C2-G01 CB-2C2-H01 CB-2C2-G02 CB-2C2-H02 CB-2C2-H03 CB-2C2-H03
7	56 57 58 59 60 61 62 63	I	LSU 3.39C LSU 3.4B LSU 3.5A LSU 3.5A LSU 3.5A LSU 3.5A LSU 3.5A	LSU 4.5-00 LSU 4.9-09 LSU 4.9-04 LSU 4.9-04 LSU 4.9-04 LSU 4.9-04 LSU 4.9-04 LSU 4.9-04	LSU LSU LSU LSU LSU LSU LSU LSU	PFS137 PFS138 PFS139 PFS140 PFS141	BDP store cont rgtr PE BDP load cont input rgtr PE Bit bfr output rgtr PE, byte 6 Hit bfr output rgtr PE, byte 7 Hit bfr output rgtr PE, byte 8 Hit bfr output rgtr PE, byte 9 Hit bfr output rgtr PE, byte 10 Hit bfr output rgtr PE, byte 10	CU-2B4-F06 CU-2C2-A09 CU-2C2-C11 CU-2C2-C11 CU-2C2-A10 CU-2C2-A10 CU-2C2-A06 CU-2C2-A06

σ
0
٠
IJ
œ
=
5

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Unit	Signal Name	Description	FRU
0	00 01 02 03 04 05 06	I I I I	LSU 3.8A LSU 3.8A LSU 3.8A LSU 3.8A LSU 3.8A LSU 3.8A LSU 3.8A	LSU 4.3-04 LSU 4.3-04 LSU 4.3-04 LSU 4.3-04 LSU 4.3-04 LSU 4.3-04 LSU 4.3-04 LSU 4.3-04	LSU LSU LSU LSU LSU LSU LSU LSU	PFS64 PFS65 PFS66 PFS67 PFS68 PFS69 PFS70 PFS71	Load cont 1 PF, byte 0 Load cont 1 PF, byte 1 Load cont 1 PF, byte 2 Load cont 1 PF, byte 2 Load cont 1 PF, byte 3 Load cont 1 PF, byte 4 Load cont 1 PF, byte 5 Load cont 1 PF, byte 5 Load cont 1 PF, byte 6 Load cont 1 PF, byte 6	CU-2C2-J15 CU-2C2-J15 CU-2C2-J15 CU-2C2-J15 CU-2C2-J15 CU-2C2-J15 CU-2C2-J15 CU-2C2-J15
1	08 09 10 11 12 13 14	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	LSU 3.8A LSU 3.8A LSU 3.8A LSU 3.8A LSU 3.8A LSU 3.8A LSU 3.8A LSU 3.2D	LSU 4.3-04 LSU 4.3-04 LSU 4.3-04 LSU 4.3-04 LSU 4.3-04 LSU 4.3-04 LSU 4.9-02 LSU 4.9-08	LSU LSU LSU LSU LSU LSU LSU	PFS71 PFS72 PFS73 PFS74 PFS75 PFS76 PFS77 PFS96 PFS99	Load cont 1 PE, byte 8 Load cont 1 PE, byte 9 Load cont 1 PE, byte 9 Load cont 1 PE, byte 10 Load cont 1 PE, byte 11 Load cont 1 PE, byte 12 Load cont 1 PE, byte 13 Vector cont input rgtr PE Illegal soft cont afrs	CU-2C2-J15 CU-2C2-J15 CU-2C2-J15 CU-2C2-J15 CU-2C2-J15 CU-2C2-J15 CU-2C2-J15 CE-2C2-C03 HE-2C2-A12B
2	16 17 18 19 20 21 22 23	I	LSU 3.8A LSU 3.8A LSU 3.8A LSU 3.8A LSU 3.8A LSU 3.8A LSU 3.8A	LSU 4.3-03 LSU 4.3-03 LSU 4.3-03 LSU 4.3-03 LSU 4.3-04 LSU 4.3-04 LSU 4.3-04	LSU LSU LSU LSU LSU LSU LSU	PFS84 PFS85 PFS86 PFS87 PFS88 PFS89 PFS90 PFS91	IDU cont rgtr PE, byte 0 IDU cont rgtr PE, byte 1 IDU cont rgtr PE, byte 2 IDU cont rgtr PE, byte 3 IDU cont rgtr PE, byte 3 IDU cont rgtr PE, byte 12 ACU load cont rgtr PE, byte 6 ACU load cont rgtr PE, byte 7 ACU load cont rgtr PE, byte 8	CU-2C3-G04 CU-2C3-G04 CU-2C3-G03 CU-2C3-G03 CU-2C3-G05 CU-2C3-G02 CU-2C3-G02 CU-2C3-G06
3	24 25 26 27 28 29 30 31	I I I I	LSU 3.32A LSU 3.32A LSU 3.0A LSU 3.0A LSU 3.0A LSU 3.0A LSU 3.0A	LSU 4.12-01 LSU 4.12-01 LSU 4.9-00 LSU 4.9-00 LSU 4.9-00 LSU 4.9-00 LSU 4.9-00 LSU 4.9-00	LSU LSU LSU LSU LSU LSU LSU	PFS125 PFS126 PFS101 PFS102 PFS103 PFS104 PFS105 PFS106	Vector tag input rgtr PB, byte 0 Vector tag input rgtr PB, byte 1 IDU load conts input rgtr PB, byte 0 IDU load conts input rgtr PB, byte 12 IDU load conts input rgtr PB, byte 13 IDU load conts input rgtr PB, byte 14 IDU load conts input rgtr PB, byte 14 IDU load conts input rgtr PB, byte 15 IDU load conts input rgtr PB, byte 15	CU-2A1-F05 CU-2A1-F05 CU-2C2-J06 CU-2C2-J07 CU-2C2-J07 CU-2C2-J05 CU-2C2-J05 CU-2C2-J05

### PROC-990, 992, 994, 990E, 995E PFSA REGISTER (8A) (Sheet 2 of 2)

Bute	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Unit	Signal Name	Description	FRU
2700	210 (0)		Drugeum	Dragram				
	32	I	LSU 3.33A	LSU 4.12-02	LSU	PFS127	Vector tag output rgtr PE, byte 0	CU-2C4-D02
	33	1	LSU 3.33A	LSU 4.12-02	LSU	PFS128	Vector tag output rgtr PE, byte 1	CU-2C4-D02
	34	I	LSU 3.1C	LSU 4.9-01	LSU	PFS111	ACU B load cont bfr 0 error 4	0EZH-2C2-BU
4	35	I	LSU 3.1C	LSU 4.9-01	LSU	PFS112	ACU B load cont bfr 0 error 5	0EZH-2C2-BU
	36	1	LSU 3.1C	LSU 4.9-01	LSU	PFS113	ACU B load cont bfr 0 error 6	OEZH-2C2-BU
	37	1	LSU 3.1C	LSU 4.9-01	LSU	PFS114	ACU B load cont bfr 1 error 4	0EZH-2C2-BL
	38	1	LSU 3.1C	LSU 4.9-01	LSU	PFS115	ACU B load cont bfr 1 error 5	0EZH-2C2-BL
	39	1	LSU 3.1C	LSU 4.9-01	LSU	PFS116	ACU B load cont bfr 1 error 6	0EZH-2C2-BL
	40	I	LSU 3.1C	LSU 4.9-01	LSU	PFS117	Soft cont mem 0 output rgtr error 0	0EZH-2C2-BU
	41	1	LSU 3.1C	LSU 4.9-01	LSU	PFS118	Soft cont mem 0 output rgtr error 1	0EZH-2C2-BU
	42	I	LSU 3.1C	LSU 4.9-01	LSU	PFS119	IDU cont bfr output rgtr, byte 12	CU-2C2-A07
5	43	I	LSU 3.1C	LSU 4.9-01	LSU	PFS120	IDU cont bfr output rgtr, byte 13	CU-2C2-A07
	44	I	LSU 3.1C	LSU 4.9-01	LSU	PFS121	IDU cont bfr output rgtr, byte 14	CU-2C2-A07
	45	1	LSU 3.1C	LSU 4.9-01	LSU	PFS122	Soft cont mem 1 output rgtr error 0	0EZH-2C2-BL
	46	I	LSU 3.1C	LSU 4.9-01	LSU	PFS123	Soft cont mem 1 output rgtr error 1	0EZH-2C2-BL
	47	1	LSU 3.1C	LSU 4.9-01	LSU	PFS124	IDU cont bfr output rgtr, byte 15	CU-2C2-A07
	48	I	LSU 3.1C	LSU 4.9-01	LSU	PFS107	Soft cont mem 0 input rgtr error 0	0EZH-2C2-BU
	49	I	LSU 3.1C	LSU 4.9-01	LSU	PFS108	Soft cont mem 0 input rgtr error 1	0EZH-2C2-BU
	50	1	LSU 3.1C	LSU 4.9-01	LSU	PFS109	Soft cont mem 1 input rgtr error 0	0EZH-2C2-BL
6	51	I	LSU 3.1C	LSU 4.9-01	LSU	PFS110	Soft cont mem 1 input rgtr error 1	0EZH-2C2-BL
	52	1	LSU 3.11A	LSU 4.3-05	LSU	PFS92	Load cont rgtr 2, byte 0	CU-2C4-B05
	53	I	LSU 3.11A	LSU 4.3-05	LSU	PFS93	Load cont rgtr 2, byte 1	CU-2C4-B05
	54	1	LSU 3.11A	LSU 4.3-05	LSU	PFS94	Load cont rgtr 2, byte 2	CU-2C4-B04
	55	I	LSU 3.11A	LSU 4.3-05	LSU	PFS95	Load cont rgtr 2, byte 8	CU-2C4-B04
	56	I	LSU 3.11A	LSU 4.3-07	LSU	PFS100	Load cont rgtr 3, byte 0	CU-2C3-C12
	57	1	LSU 3.4C	LSU 4.9-08	LSU	PFS97	Input MAC load cont rgtr	CU-2C2-D05
	58	I	LSU 3.25A	LSU 4.4-02	LSU	PFS159	A Output mux/rgtr 1	CB-2C3-A03
7	59	·I	LSU 3.25B	LSU 4.4-05	LSU	PFS160	A Output mux/rgtr 2, byte 3	CB-2C3-A02
	60	1	LSU 3.25B	LSU 4.4-05	LSU	PFS161	A Output mux/rgtr 2, byte 4	CB-2C3-A01
	61	I	LSU 3.25D	LSU 4.4-05	LSU	PFS162	A Output mux/rgtr 3, byte 5	CB-2C3-A05
	62	1	LSU 3.25D	LSU 4.4-05	LSU	PFS163	A Output mux/rgtr 3, byte 6	CB-2C3-A07 CB-2C3-A08
	63	1	LSU 3.25D	LSU 4.4-05	LSU	PFS164	A Output mux/rgtr 3, byte 7	CB-2C3-A08

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Unit	Signal Name	Description	FRU
	00	1	LSU 3.39A	LSU 4.5-00	LSU	PFS165	Change and beautiful to a	
	01	î	LSU 3.39A	LSU 4.5-00	LSU	PFS166	Store path cont input rgtr 1, byte 0	CU-2B4-H01
	02	î	LSU 3.39A	LSU 4.5-00	LSU	PFS167	Store path cont input rgtr 1, byte 1	CU-2B4-H01
0	03	î	LSU 3.39A	LSU 4.5-00	LSU	PFS168	Store path cont input rgtr 1, byte 2	CU-2B4-J01
•	04	î	LSU 3.39B	LSU 4.5-00	LSU	PFS169	Store path cont input rgtr 1, byte 4	CU-2B4-J01
	05	ī	LSU 3.39B	LSU 4.5-00	LSU	PFS170	Store path cont input rgtr 2, byte 0	CU-2B4-D09
	06	î	LSU 3.39B	LSU 4.5-00	LSU	PFS170	Store path cont input rgtr 2, byte 1	CU-2B4-D09
	07	Ī	LSU 3.39B	LSU 4.5-00	LSU		Store path cont input rgtr 2, byte 2	CU-2B4-D08
	0,	-	DOU 3.39B	LSU 4.5-00	PPO	PFS172	Store path cont input rgtr 2, byte 4	CU-2B4-D08
	08	I	LSU 3.41A	LSU 4.5-04	LSU	PFS174	Store cont sel/bfr 1, byte 0	CU-2B5-E05
	09	1	LSU 3.41A	LSU 4.5-04	LSU	PFS175	Store cont sel/bfr 1, byte 1	CU-2B5-E05
	10	1	LSU 3.41A	LSU 4.5-04	LSU	PFS176	Store cont sel/bfr 1, byte 2	CU-2B4-E14
1	11	Ī	LSU 3.41A	LSU 4.5-04	LSU	PFS177	Store cont sel/bfr 1, byte 2	CU-2B4-E14 CU-2B5-E05
	12	ī	LSU 3.42A	LSU 4.5-07	LSU	PFS179	Store cont rgtr 2/bfr, byte 0	
	13	Ī	LSU 3.42A	LSU 4.5-07	LSU	PFS180	Store cont rgtr 2/bfr, byte 1	CU-2B4-A07 CU-2B4-A07
	14	Ť	LSU 3.43A	LSU 4.5-08	LSU	PFS181	Store cont rgtr 3A, byte 3	
	15	_	200 011511	200 413 00	LDO	110101	(Not used)	CU-2B4-E14
	16-20							
2							(Not used)	
2	21 22	N	INU 3.19A	IN2 4.1-07	IN2	PFS43	Issue timeout	CU-2D1-D07
	23		INU 3.23B	IN2 4.1-01	IN2	PFS1	RPL stage 1 PE 2, byte 0,	CE-2D1-B10
	23		INU 3.23B	IN2 4.1-01	IN2	PFS2	RPL stage 1 PE 2, byte 1,	CE-2D1-C10
	24		INU 3.23B	IN2 4.1-01	IN2	PFS3	RPL stage 1 PE 2, byte 2.	CE-2D1-D10
	25		INU 3.23B	IN2 4.1-01	IN2	PFS4	RPL stage 1 PE 1, byte 0,	CE-2D1-B10
	26		INU 3,23B	IN2 4.1-01	IN2	PFS5	RPL stage 1 PE 1, byte 1,	CE-2D1-C10
3	27		INU 3.23B	IN2 4.1-01	IN2	PFS6	RPL stage 1 PE 1, byte 2,	CE-2D1-D10
	28		INU 3.23B	IN2 4.1-02	IN2	PFS7	RPL stage 1 PE 0, byte 0,	CE-2D1-B05
	29		INU 3.23B	IN2 4.1-02	IN2	PFS8	RPL stage 1 PE 0, byte 1,	CE-2D1-B05
	30		INU 3.23B	IN2 4.1-02	IN2	PFS9	RPL stage 1 PE 0, byte 2,	CE-2D1-D05
	31		INU 3.23B	IN2 4.1-02	IN2	PFS10	RPL stage 9 PE, byte 0	CE-2D1-B09

#### PROC-990, 992, 994, 990E, 995E PFSB REGISTER (8B) (Sheet 2 of 2)

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Unit	Signal Name	Description	FRU
	32 33 34		INU 3.23B INU 3.23B INU 3.23B	IN2 4.1-02 IN2 4.1-02 IN2 4.1-02	IN2 IN2 IN2	PFS11 PFS12 PFS13	RPL stage 9 PE, byte 1 RPL stage 9 PE, byte 2 RPL stage 8 PE, byte 0	CE-2D1-C09 CE-2D1-D09 CE-2D1-B09
4	35		INU 3.23B	IN2 4.1-02	IN2	PFS14	RPL stage 8 PE, byte 1	CE-2D1-B09
	36		INU 3.23B	IN2 4.1-02	IN2	PFS15	RPL stage 8 PE, byte 2	CE-2D1-D09
	37		INU 3.23B	IN2 4.1-03	IN2	PFS16	RPL stage 7 PE, byte 0	CE-2D1-B04
	38		INU 3.23B	IN2 4.1-03	IN2	PFS17	RPL stage 7 PE, byte 1	CE-2D1-C04
	39		INU 3.23B	IN2 4.1-03	IN2	PFS18	RPL stage 7 PE, byte 2	CE-2D1-D04
	40		INU 3.23B	IN2 4.1-03	IN2	PFS19	RPL stage 6 PE, byte 0	CE-2D1-B04
	41		INU 3.23B	IN2 4.1-03	IN2	PFS20	RPL stage 6 PE, byte 1	CE-2D1-C04
	42	_	INU 3.23B	IN2 4.1-03	IN2	PFS21	RPL stage 6 PE, byte 2	CE-2D1-D04
5	43	1	INU 3.23B	IN2 4.1-04	IN2	PFS22	RPL stage 5 PE, byte 0	CE-2D1-B08
	44 45	I	INU 3.23B INU 3.23B	IN2 4.1-04 IN2 4.1-04	IN2	PFS23 PFS24	RPL stage 5 PE, byte 1	CE-2D1-C08
	46	I	INU 3.23B	IN2 4.1-04	IN2 IN2	PFS24 PFS25	RPL stage 5 PE, byte 2 RPL stage 4 PE, byte 0	CE-2D1-D08 CE-2D1-B08
	47	Ī	INU 3.23B	IN2 4.1-04	IN2	PFS25		CE-2D1-B08
	4,	1	INU 3.23B	102 4.1-04	INZ	PF520	RPL stage 4 PE, byte 1	
	48	I	INU 3.23B INU 3.23B	IN2 4.1-04	IN2	PFS27	RPL stage 4 PE, byte 2	CE-2D1-D08
				IN2 4.1-05	IN2	PFS28	RPL stage 3 PE, byte 0	CU-2D1-C03
_	50	I	INU 3.23B	IN2 4.1-05	IN2	PFS29	RPL stage 3 PE, byte 1	CU-2D1-B03
6	51	I	INU 3.23B	IN2 4.1-06	IN2	PFS30	RPL stage 3 PE, byte 2	CE-2D1-D03
	52	I	INU 3.23B	IN2 4.1-06	IN2	PFS31	RPL stage 2 PE, byte 0	CU-2D1-B07
	53 54	I	INU 3.23B	IN2 4.1-06	IN2	PFS32	RPL stage 2 PE, byte 1	CU-2D1-B07
	55	I		IN2 4.1-06	IN2	PFS33	RPL stage 2 PE, byte 2	CE-2D1-D03
	. 22	. 1	INU 3.23B	IN2 4.1-07	IN2	PFS34	Result error tag PE	HB-2D1-A07E
	56	N	INU 3.19A	IN2 4.0-15	IN2	PFS35	Partial issue 1A timeout	
	57	N	INU 3.19A	IN2 4.0-15	IN2	PFS36	Partial issue 1B timeout	
7	58 59	N	INU 3.19A	IN2 4.0-15	IN2	PFS37	Partial issue 2A timeout	
,	60	N	INU 3.19A INU 3.19A	IN2 4.0-15	IN2	PFS38	Partial issue 2B timeout	
	61	N N	INU 3.19A	IN2 4.0-15 IN2 4.0-15	IN2 IN2	PFS39	Partial issue 3A timeout	
	62	N	INU 3.19A	IN2 4.0-15	IN2	PFS40 PFS41	Partial issue 3B timeout Partial issue 4A timeout	
	63	N	INU 3.19A	IN2 4.0-15	IN2	PFS41	Partial issue 4B timeout	
	0.5		1110 3.19A	145 4.0-12	TINZ	FF042	raitiai issue 4B timeout	

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Unit	Signal Name	Description	FRU
0	00 01 02 03 04 05 06		PSR 3.0B PSR 3.0B PSR 3.0B PSR 3.0B PSR 3.0B PSR 3.0B PSR 3.0B	PSR 4.0-00 PSR 4.0-00 PSR 4.0-00 PSR 4.0-00 PSR 4.0-00 PSR 4.0-00 PSR 4.0-00 PSR 4.0-00	PSR PSR PSR PSR PSR PSR PSR	PFS0 PFS1 PFS2 PFS3 PFS4 PFS5 PFS6 PFS7	State load input rgtr PE, byte 0 State load input rgtr PE, byte 1 State load input rgtr PE, byte 1 State load input rgtr PE, byte 2 State load mux PE, byte 3 State load mux PE, byte 4 State load mux PE, byte 5 State load mux PE, byte 5 State load mux PE, byte 6 State load mux PE, byte 6 State load mux PE, byte 7 State load mux PE, byte 7 State load mux PE, byte 7	CU-285-J05 CU-285-J05 CU-285-J12 CU-285-J12 CB-285-K10 CB-285-K11 CB-285-K01 CB-285-K01
1	08 09 10 11 12 13 14	I I I I I	PSR 3.0C PSR 3.0C PSR 3.0C PSR 3.0C PSR 3.0C PSR 3.0C PSR 3.0C PSR 3.0C	PSR 4.0-04 PSR 4.0-04 PSR 4.0-04 PSR 4.0-04 PSR 4.0-04 PSR 4.0-04 PSR 4.0-04 PSR 4.0-04	PSR PSR PSR PSR PSR PSR PSR	PFS8 PFS9 PFS10 PFS11 PFS12 PFS13 PFS14 PFS15	State load data rgtr PE, byte 0 State load data rgtr PE, byte 1 State load data rgtr PE, byte 2 State load data rgtr PE, byte 3 State load data rgtr PE, byte 3 State load data rgtr PE, byte 4 State load data rgtr PE, byte 5 State load data rgtr PE, byte 5 State load data rgtr PE, byte 6 State load data rgtr PE, byte 7	CU-2C5-A03 CU-2C5-A03 CU-2C5-A15 CU-2C5-A15 CU-2C5-B14 CU-2C5-B14 CU-2C5-B13 CU-2C5-B13
2	16 17 18 19 20 21 22 23	I	PSR 3.26C PSR 3.26C PSR 3.26A PSR 3.26A PSR 3.27A PSR 3.27A PSR 3.0C PSR 3.0C	PSR 4.9-00 PSR 4.9-01 PSR 4.9-01 PSR 4.9-01 PSR 4.9-02 PSR 4.9-02 PSR 4.0-01 PSR 4.0-01	PSR PSR PSR PSR PSR PSR PSR PSR	PFS72 PFS73 PFS74 PFS75 PFS76 PFS77 PFS16 PFS17	Store rgtr PP, byte 0 Store rgtr PP, byte 1 Store rgtr PP, byte 1 Store history tag completion rgtr PE, byte 0 Store history tag completion rgtr PE, byte 1 Load path history tag mux 1 PE, byte 0 Load path history tag rgtr 1 PE, byte 1 State load rgtr PE, byte 6 State load rgtr PE, byte 6 State load rgtr PE, byte 7	CU-2B5-A05 CU-2B5-A05 CE-2B5-A11 CE-2B5-A11 CB-2B5-A15 CE-2B5-C10 CE-2B5-D15 CE-2B5-D15
3	24 25 26 27 28 29 30 31	I I I I I I	PSR 3.23A PSR 3.23A PSR 3.23A PSR 3.23A PSR 3.23A PSR 3.23A PSR 3.23A PSR 3.23A	PSR 4.8-08 PSR 4.8-08 PSR 4.8-08 PSR 4.8-08 PSR 4.8-08 PSR 4.8-08 PSR 4.8-08 PSR 4.8-08	PSR PSR PSR PSR PSR PSR PSR PSR	PFS56 PFS57 PFS58 PFS59 PFS60 PFS61 PFS62 PFS63	State copy muxes PE, byte 0 State copy muxes PE, byte 1 State copy muxes PE, byte 2 State copy muxes PE, byte 3 State copy muxes PE, byte 4 State copy muxes PE, byte 4 State copy muxes PE, byte 5 State copy muxes PE, byte 5 State copy muxes PE, byte 6 State copy muxes PE, byte 6 State copy muxes PE, byte 7	CU-2C5-G03 CU-2C5-G03 CU-2C5-G14 CU-2C5-G03 CU-2C5-G03 CU-2C5-G03 CU-2C5-G03 CU-2C5-G03

# PROC-990, 992, 994, 990E, 995E PFSC REGISTER (8C) (Sheet 2 of 2)

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Unit	Signal Name	Description	PRU
	32	I	PSR 3.22B	PSR 4.8-07	PSR	PFS64	Exchange call trap mux PE, byte 0	HA-2C5-K13B
	33	I	PSR 3.22B	PSR 4.8-07	PSR	PFS65	Exchange call trap mux PE, byte 1	HA-2C5-K13B
	34	1	PSR 3.22B	PSR 4.8-07	PSR	PFS66	Exchange rgtr PE, byte 2	CU-2C5-K15
4	35	1	PSR 3.22B	PSR 4.8-07	PSR	PFS67	Exchange rgtr PE, byte 3	CU-2C5-K15
	36	I	PSR 3.22B	PSR 4.8-07	PSR	PFS68	Exchange rgtr PE, byte 4	CU-2C5-G13
	37	1	PSR 3.22B	PSR 4.8-07	PSR	PFS69	Exchange rgtr PE, byte 5	CU-2C5-G13
	38	I	PSR 3.22B	PSR 4.8-07	PSR	PFS70	Exchange rgtr PE, byte 6	CU-2C5-K14
	39	1	PSR 3.22B	PSR 4.8-07	PSR	PFS71	Exchange rgtr PE, byte 7	CU-2C5-K14
	40		PSR 3.27B	PSR 4.9-03	PSR	PFS83	Load path history tag rgtr 3 PE	CE-2B5-A13
	41		PSR 3.27B	PSR 4.9-08	PSR	PFS84	Virtual machine history tag PE	CU-2A5-J15
	42		PSR 3.27B	PSR 4.9-03	PSR	PFS85	Load path history tag mux 2 PE	CB-2B5-H13
	43		PSR 3.29B	PSR 4.9-07	PSR	PFS78	History tag PE	CE-2B5-A14
5	44		PSR 3.28A	PSR 4.9-05	PSR	PFS79	PSR tag sel mux PE	HA-2B5-A10
	45		PSR 3.28A	PSR 4.9-04	PSR	PFS80	PSR history tag rgtr 1 PE	CE-2B5-J09
	46		PSR 3.28A	PSR 4.9-04	PSR	PFS81	PSR history tag rgtr 3 PE	CE-2B5-C14
	47		PSR 3.28A	PSR 4.9-04	PSR	PFS82	PSR tag rgtr PE	CE-2B5-J09
	48		PSR 3.24F	PSR 4.7-00	PSR	PFS54	MAC data rgtr PE	CE-2A1-J02
	49		PSR 3.25B	PSR 4.7-04	PSR	PFS55	Disassy rgtr PE	CE-2A1-G02
	50		PSR 3.2C	PSR 4.4-03	PSR	PFS30	UTP bfr rgtr PE, byte 2	CU-2A5-K05
	51		PSR 3.2C	PSR 4.4-03	PSR	PFS31	UTP bfr rgtr PE, byte 3	CU-2A5-K04
6	52		PSR 3.2C	PSR 4.4-03	PSR	PFS32	UTP bfr rgtr PE, byte 4	CB-2A5-K15
	53		PSR 3.2C	PSR 4.4-03	PSR	PFS33	UTP bfr rgtr PE, byte 5	CB-2A5-K14
	54		PSR 3.2C	PSR 4.4-03	PSR	PFS34	UTP bfr rgtr PE, byte 6	CB-2A5-K13
	55		PSR 3.2C	PSR 4.4-03	PSR	PFS35	UTP bfr rgtr PE, byte 7	CB-2A5-K12
	56		PSR 3.25A	PSR 4.7-01	PSR	PFS46	Data assembler rgtr PE, byte 0	CB-2A1-E01
	57		PSR 3.25A	PSR 4.7-01	PSR	PFS47	Data assembler rgtr PE, byte 1	CB-2A1-E02
_	58		PSR 3.25A	PSR 4.7-02	PSR	PFS48	Data assembler rgtr PE, byte 2	CB-2A1-G01
7	59		PSR 3.25A	PSR 4.7-02	PSR	PFS49	Data assembler rgtr PE, byte 3	CB-2A1-E04
	60		PSR 3.25A	PSR 4.7-02	PSR	PFS50	Data assembler rgtr PE, byte 4	CB-2A1-E05
	61		PSR 3.25A	PSR 4.7-03	PSR	PFS51	Data assembler rgtr PE, byte 5	CB-2A1-F04
	62		PSR 3.25A	PSR 4.7-03	PSR	PFS52	Data assembler rgtr PE, byte 6	CB-2A1-F01
	63		PSR 3.25A	PSR 4.7-03	PSR	PFS53	Data assembler rgtr PE, byte 7	CB-2A1-F02

œ	

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Unit	Signal Name	Description	FRU
0	00 01 02 03 04 05 06 07	I I I I	PSR 3.19B PSR 3.19B PSR 3.19D PSR 3.7B PSR 3.7B PSR 3.7B PSR 3.2A PSR 3.2A	PSR 4.6A-04 PSR 4.6A-04 PSR 4.6B-04 PSR 4.4-02 PSR 4.4-02 PSR 4.4-02 PSR 4.0-03 PSR 4.0-03	PSR PSR PSR PSR PSR PSR PSR PSR	PFS43 PFS44 PFS45 PFS18 PFS19 PFS21 PFS22 PFS23	Load and vector response code PE, byte 0 Load and vector response code PE, byte 1 Store response code PE, byte 1 Job process state pointer PE, bytes 4, 5 Job process state pointer PE, bytes 4, 5 Mb bytes 6, 7 or UM bytes 6, 7 or UM byte 7 PE Model dependent word PE, byte 0 Model dependent word PE, byte 0 Model dependent word PE, byte 0	0 FZH-2 B5-GL 0 FZ H-2 B5-GL 0 FZH-2 B5-FL 0 FZH-2 B5-FL 0 FUH-2 C5-CL 0 FUH-2 C5-CU 0 FUH-2 C5-EU CU-2 C5-K01 CU-2 C5-K01
1	08 09 10 11 12 13 14		PSR 3.7B PSR 3.3B PSR 3.3B PSR 3.5D PSR 3.5D PSR 3.5D PSR 3.7D	PSR 4.4-02 PSR 4.1C-00 PSR 4.1B-00 PSR 4.2B-00 PSR 4.2B-00 PSR 4.2A-00 PSR 4.3-00	PSR PSR PSR PSR PSR PSR PSR	PFS20 PFS24 PFS25 PFS26 PFS27 PFS28 PFS29	(Not used) Fit or STI or KM PE, bytes 6, 7 Fyter STI or KM PE, bytes 6, 7 Bytes 2 and 3 board A output mux PE Bytes 4 and 5 board A output mux PE Bytes 6 and 7 board A output mux PE Bytes 6 and 7 board B output mux PE Bytes 6 and 7 board B output mux PE Bytes 6 and 7 board C output mux PE Bytes 6 and 7 board C output mux PE	0 FUH -2C5 -DU 0 FUH -2C5 -EL 0 FUH -2C5 -CL 0 FUH -2C5 -CU 0 FUH -2C5 -DL 0 FUH -2C5 -DU 0 FUH -2C5 -EU
2	16 17 18 19 20 21 22 23		PSR 3.0D PSR 3.0D PSR 3.0D PSR 3.0D PSR 3.0D PSR 3.0D PSR 3.0D	PSR 4.4-03 PSR 4.4-03 PSR 4.4-03 PSR 4.4-03 PSR 4.4-03 PSR 4.4-03 PSR 4.4-03	PSR PSR PSR PSR PSR PSR PSR	PFS36 PFS37 PFS38 PFS39 PFS40 PFS41 PFS42	(Not used) Data result rgtr PE, byte 0 Data result rgtr PE, byte 2 Data result rgtr PE, byte 3 Data result rgtr PE, byte 3 Data result rgtr PE, byte 4 Data result rgtr PE, byte 5 Data result rgtr PE, byte 5 Data result rgtr PE, byte 6 Data result rgtr PE, byte 7	CE-2A5-K11 CU-2A5-K06 CU-2A5-K06 CU-2A5-K07 CU-2A5-K07 CU-2A5-K08 CU-2A5-K08
3	24,25 26 27 28 29 30 31	I I	PSR 3.29B PSR 3.29B PSR 3.29B PSR 3.29B PSR 3.29B PSR 3.29B	PSR 4.9-07 PSR 4.9-07 PSR 4.9-07 PSR 4.9-07 PSR 4.9-07 PSR 4.9-07	PSR PSR PSR PSR PSR PSR	PFS86 PFS87 PFS88 PFS89 PFS90 PFS91	(Not used) Port A response code, bit 1 Port A response code, bit 2 Port B response code, bit 1 Port B response code, bit 1 Port B response code, bit 2 Port C response code, bit 2 Port C response code, bit 1 Port C response code, bit 2	CU-2B5-B09 CU-2B5-B09 CU-2B5-B09 CU-2B5-B09 OFZH-2B5-FL OFZH-2B5-FL

#### PROC-990, 992, 994, 990E, 995E PFSD REGISTER (8D) (Sheet 2 of 2)

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Signal Unit Name	Description	FRU
4	32 33 34-39	I	PSR 3.4F PSR 3.30A		PSR PFS92 PSR PFS93	PTA PE Test retry (Not used)	0FUH-2C5-DL CU-2B5-B09
5	40,41 42 43 44 45 46 47		PMF 3.2B PMF 3.2C PMF 3.2A PMF 3.2A PMF 3.2A PMF 3.2A	PMF 4.0-07 PMF 4.1-00 PMF 4.1-00 PMF 4.1-00	PMF PFS0 PMF PFS1 PMF PFS2 PMF PFS3 PMF PFS4 PMF PFS5	(Not used) Rgtr 22 byte 3 PE, bits 0-7 Rgtr 22 byte 2 PE, bits 0-7 Rgtr 22 byte 8 PE, bits 0-7 Rgtr 22 byte 9 PE, bits 0-7 Rgtr 22 byte 9 PE, bits 0-7 Rgtr 22 byte 10 PE, bits 0-7 Rgtr 22 byte 11 PE, bits 0-7	CE-1B1-B0 9 CE-1B1-B0 9 CE-1B1-D0 1 CE-1B1-D0 1 CE-1B1-G0 1 CE-1B1-E0 1
6	48 49 50 51 52-55		PMF 3.2A PMF 3.2A PMF 3.2A PMF 3.2A	PMF 4.1-01 PMF 4.1-01	PMF PFS6 PMF PFS7 PMF PFS8 PMF PFS9	Rgtr 22 byte 12 PE, bits 0-7 Rgtr 22 byte 13 PE, bits 0-7 Rgtr 22 byte 14 PE, bits 0-7 Rgtr 22 byte 15 PE, bits 0-7 (Not used)	CE-1B1-A01 CE-1B1-B01 CE-1B1-B01
7	56-62 63		PMF 3.7D	PMF 4.4-04	PMF PFS21	(Not used) Last stage of PMF read mux PE	CE-1B1-E05

9
œ
_

	m/1 /-1		Level 3	Level 4		Signal		
Byte	Bit(s)	Due	Diagram	Diagram	Unit	Name	Description	FRU
	00	P	INU 3.10B	IN1 4.7-03	INL	PFS19	180 instr map PE, byte 0	CU-2 D4-C0 9
	01	P	INU 3.10B	IN1 4.7-03	INI	PFS20	180 instr map PE, byte 1	CU-2 D4 -C0 9
	02	P	INU 3.10B	IN1 4.7-03	INI	PFS21	180 instr map PE, byte 2	CU-2 D4 -C0 9
0	03	P	INU 3.10B	IN1 4.7-03	INI	PFS22	180 instr map PE, byte 3	CU-2 D4 -C0 9
	04	P	INU 3.10B	IN1 4.7-03	INI	PFS23	180 instr map PE, byte 4	CU-2D4-C09
	05	P	INU 3.10B	IN1 4.7-03	INI	PFS24	180 instr map PE, byte 5	CU-2 D4 -C0 9
	06	P	INU 3.10B	IN1 4.7-03	INI	PFS25	170 instr map PE, byte 0	CU-2 D4 - C0 9
	0.7	P	INU 3.10B	IN1 4.7-03	INI	PFS26	170 instr map PE, byte 1	CU-2 D4 -C0 9
				1112 117 05	2.112		Tro Thort map 12, bjec 1	00 224 003
	08		INU 3.8C	IN1 4.8-00	INL	PFS27	Instr output rgtr PE, byte 0	CU-2D4-K07
	09		INU 3.8C	IN1 4.8-00	INl	PFS28	Instr output rgtr PE, byte 1	CU-2 D4 -K07
	10		INU 3.8C	IN1 4.8-00	IN1	PFS29	Instr output rgtr PE, byte 2	CU-2D4-K06
1	11		INU 3.8C	IN1 4.8-00	INl	PFS30	Instr output rgtr PE, byte 3	CU-2D4-K06
	12		INU 3.11B	IN1 4.8-00	INL	PFS31	Instr adrs output rgtr PE, byte 0	CU-2D5-F01
	13		INU 3.11B	IN1 4.8-00	INl	PFS32	Instr adrs output rgtr PE, byte 1	CU-2D5-F01
	14		INU 3.11B	IN1 4.8-00	INL	PFS33	Instr adrs output rgtr PE, byte 2	CU-2D5-G01
	15		INU 3.11B	IN1 4.8-00	INl	PFS34	Instr adrs output rgtr PE, byte 3	CU-2D5-G01
	16		INU 3.1C	IN1 4.0-02	INL	PFS0	IBA rank 1 rgtr PE, byte 4	CE-2D5-B01
	17		INU 3.1C	IN1 4.0-02	IN1	PFS1	IBA rank 1 rgtr PE, byte 5	CE-2D5-B01
	18		INU 3.1C	IN1 4.0-02	INl	PFS2	IBA rank 1 rgtr PE, byte 6	CE-2D5-A01
2	19		INU 3.1C	IN1 4.0-02	INl	PFS3	IBA rank 1 rgtr PE, byte 7	CE-2D5-A01
	20	1	INU 3.0F	IN1 4.1-04	INl	PFS10	SVA rgtr PE, byte 4	CU-2D4-H01
	21	1	INU 3.0F	IN1 4.1-04	IN1	PFS11	SVA rgtr PE, byte 5	CU-2 D4-H01
	22	1	INU 3.0F	IN1 4.1-04	IN1	PFS12	SVA rgtr PE, byte 6	CU-2D4-H02
	23	1	INU 3.0F	IN1 4.1-04	IN1	PFS13	SVA rgtr PE, byte 7	CU-2 D4-H02
	24	P	INU 3.0C	IN1 4.1-05	INl	PFS14	Real mem adrs rgtr PE, byte 4	CU-2D4-K01
	25	P	INU 3.0C	IN1 4.1-05	INI	PFS15	Real mem adrs rgtr PE, byte 5	CU-2 D4 - K01
	26	P	INU 3.6B	IN1 4.4-00	INL	PFS16	Error rgtr PE, byte 0	CU-2D5-K03
3	27	p	INU 3.6B	IN1 4.4-00	INI	PFS17	Error rgtr PE, byte 1	CU-2D5-K03
	28	I	INU 3.3A	IN1 4.3-02	IN1	PFS35	Outstanding request cntr A response error	CD-2D4-G12
	29	1	INU 3.3A	IN1 4.3-02	INl	PFS36	Outstanding request cntr B response error	CD-2D4-F12
	30	I	INU 3.3A	IN1 4.3-02	INL	PFS37	Outstanding request cntr C response error	CD-2D4-G13
	31	I	INU 3.3A	IN1 4.3-02	INl	PFS38	Outstanding request ontr D response error	CD-2 D4-G14

## PROC-990, 992, 994, 990E, 995E PFSE REGISTER (8E) (Sheet 2 of 2)

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Unit	Signal Name	Description	FRU
	32	P	INU 3.6C	IN1 4.4-00	INL	PFS18	Response code PE, byte 0	HA-2D5-G02B
	33	P	INU 3.0B	IN1 4.1-04	INl	PFS7	Page frame adrs rgtr PE, byte 4	CU-2 D4 -A0 6
	34	P	INU 3.0B	IN1 4.1-04	INl	PFS8	Page frame adrs rgtr PE, byte 5	CU-2 D4 -A0 6
4	35	P	INU 3.0B	IN1 4.1-04	IN1	PFS9	Page frame adrs rgtr PE, byte 6	CU-2 D4-J08
	36		INU 3.8C	IN1 4.8-00	INl	PFS39	IBS set 0 PE	HE-2D4-K03B
	37		INU 3.8C	IN1 4.8-00	INl	PFS40	IBS set 1 PE	HE-2D4-K03B
	38		INU 3.8C	IN1 4.8-00	INL	PFS41	IBS set 2 PE	HE-2D4-K03B
	39		INU 3.8C	IN1 4.8-00	IN1	PFS42	IBS set 3 PE	HE-2 D4-K03B
	40	P	INU 3.5C	IN1 4.3-06	INl	PFS5	Multiple lookahead hits	CU-2D4-A15
	41	P	INU 3.5C	IN1 4.3-06	INl	PFS6	Multiple read hits	CU-2D4-A15
5	42-45						(Not used)	
	46	I	EPN 3.2D	EPN 4.1-00	EPN	PFS12	LSU fatal X tag error	HE-1A5-J13B
	47	I	EPN 3.2D	EPN 4.1-00	EPN	PFS13	RPL fatal X tag error	SG-1A5-H12
	48	1	EPN 3.6B	EPN 4.12-02	EPN	PFS11	Soft cont error halt	AF-1A5-K14
6	49 50-52		EPN 3.7A	EPN 4.1-01	EPN	PFS14	Fetch error missed (Not used)	AF-1A5-D15
•	53 54	I	EPN 3.1A	EPN 4.2-00	EPN	PFS7	EPN micr PE, byte 0 (Not used)	SP-1A5-C13
	55	I	EPN 3.7F	EPN 4.7-00	EPN	PFS9	Delayed entry count rgtr PE	CU-1A5-J01
	56	1	EPN 3.4D	EPN 4.7-02	EPN	PFS10	Instr completion rgtr PE	CU-1A5-H06
	57	ī	EPN 3.2E	EPN 4.1-01	EPN	PFS0	RPL tag PE	HA-1A5-D14B
	58	Ť	EPN 3.2E	EPN 4.1-01	EPN	PFS1	LSU tag PE	HA-1A5-D14B
7	59	ī	EPN 3.0B	EPN 4.1-01	EPN	PFS2	ACU tag PE	CU-1A5-D12
	60	ī	EPN 3.6F	EPN 4.12-01	EPN	PFS3	SCM data rgtr PE, byte 0	CE-1A5-D08
	61	ī	EPN 3.6F	EPN 4.12-01	EPN	PFS4	SCM data rgtr PE, byte 1	CE-1A5-D06
	62	î	EPN 3.6F	EPN 4.12-01	EPN	PFS5	SCM data rgtr PE, byte 2	CE-1A5-D07
	63	î	EPN 3.6F	EPN 4.12-01	EPN	PFS6	Unused soft cont entry	CE-1A5-D06

	S
٠	5
4	n
,	_
4	>
•	4

			Level 3	Level 4		Signal		
Byte	Bit(s)	Due	Diagram	Diagram	Unit	Name	Description	FRU
	00		OCA 3.5K	OCA 4.6C-06	OCA	PFS0	Data set 0 PE	EU-2B3-AU
	01		OCA 3.5K	OCA 4.6E-06	OCA	PFS1	Data set 1 PE	EU-2 B3 -AU
	02		OCA 3.5K	OCA 4.6C-06	OCA	PFS2	Data set 2 PE	EU-2B3-AU
0	03		OCA 3.5K	OCA 4.6E-06	OCA	PFS3	Data set 3 PE	EU-2B3-AU
	04		OCA 3.3L	OCA 4.5A-05	OCA	PFS10	Tag data set 0 PE	EX-2B3-FL
	05		OCA 3.3L	OCA 4.5B-05	OCA	PFS11	Tag data set 1 PE	EX-2B3-FU
	06		OCA 3.3L	OCA 4.5C-05	OCA	PFS12	Tag data set 2 PE	EX-2B3-EL
	07		OCA 3.3L	OCA 4.5D-05	OCA	PFS13	Tag data set 3 PE	EX-2B3-EU
	08		OCA 3.3L	OCA 4.5A-05	OCA	PFS20	Tag set 0 adrs PE	EX-2B3-FL
	09		OCA 3.3L	OCA 4.5B-05	OCA	PFS21	Tag set 1 adrs PE	EX-2B3-FU
	10		OCA 3.3L	OCA 4.5C-05		PFS22	Tag set 2 adrs PE	EX-2B3-EL
1	11		OCA 3.3L	OCA 4.5D-05	OCA	PFS23	Tag set 3 adrs PE	EX-2B3-EU
	12		OCA 3.4H	OCA 4.5A-06	OCA	PFS24	Set 0 stale data	EX-2B3-FL
	13		OCA 3.4H	OCA 4.5B-06	OCA	PFS49	Set 1 stale data	EX-2B3-FU
	14		OCA 3.4H	OCA 4.5C-06	OCA	PFS50	Set 2 stale data	EX-2B3-EL
	15		OCA 3.4H	OCA 4.5D-06	OCA	PFS62	Set 3 stale data	EX-2B3-EU
	16		OCA 3.5C	OCA 4.6A-06	OCA	PFS53	Data PE, byte 0	EU-2B3-AU
	17		OCA 3.5C	OCA 4.6B-06	OCA	PFS54	Data PE, byte 1	EU-2B3-AL
	18		OCA 3.5C	OCA 4.6C-06	OCA	PFS55	Data PE, byte 2	EU-2B3-BL
2	19		OCA 3.5C	OCA 4.6D-06	OCA	PFS56	Data PE, byte 3	EU-2B3-CU
	20		OCA 3.5C	OCA 4.6E-06	OCA	PFS57	Data PE, byte 4	EU-2B3-BU
	21		OCA 3.5C	OCA 4.6F-06	OCA	PFS58	Data PE, byte 5	EU-2B3-CL
	22		OCA 3.5C	OCA 4.6G-06	OCA	PFS59	Data PE, byte 6	EU-2B3-DL
	23		OCA 3.5C	OCA 4.6H-06	OCA	PFS60	Data PE, byte 7	EU-2B3-DU
	24		OCA 3.0A	OCA 4.0-00	OCA	PFS52	Upper adrs mux/rgtr PE, byte 7	CB-2A3-H13
	25	1	OCA 3.4B	OCA 4.0-03	OCA	PFS25	Multiple set tag compare	
3	26 27		OCA 3.2E	OCA 4.4-04	OCA	PFS61	Set allocation error (Not used)	
	28		OCA 3.0E	OCA 4.0-00	OCA	PFS26	Lower adrs mux/rgtr PE	AM-2A3-K15
	29		OCA 3.0A	OCA 4.0-00	OCA	PFS27	Upper adrs mux/rgtr PE, byte 2	CB-2A3-G13
	30		OCA 3.0A	OCA 4.0-00	OCA	PFS28	Upper adrs mux/rgtr PE, byte 3	CB-2A3-G14
	31		OCA 3.0A	OCA 4.0-00	OCA	PFS29	Upper adrs mux/rgtr PE, byte 4	CB-2A3-G15

### PROC-990, 992, 994, 990E, 995E PFSF REGISTER (8F) (Sheet 2 of 2)

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Unit	Signal Name	Description	FRU
	32		OCA 3.0A	OCA 4.0-00	OCA	PFS30	Upper adrs mux/rgtr PE, byte 5	CB-2A3-J14
	33		OCA 3.0A	OCA 4.0-00	OCA	PFS31	Upper adrs mux/rgtr PE, byte 6	CB-2A3-H14
	34		OCA 3.0B	OCA 4.0-01	OCA	PFS14	Address mux/rgtr 1 PE, byte 2	CB-2B2-G14
4	35		OCA 3.0B	OCA 4.0-01	OCA	PFS15	Address mux/rgtr 1 PE, byte 3	CB-2B2-G15
	36		OCA 3.0B	OCA 4.0-01	OCA	PFS16	Address mux/rgtr 1 PE, byte 4	CB-2B3-K11
	37		OCA 3.0B	OCA 4.0-01	OCA	PFS17	Address mux/rgtr 1 PE, byte 5	CB-2B3-K07
	38		OCA 3.0B	OCA 4.0-01	OCA	PFS18	Address mux/rgtr 1 PE, byte 6	CB-2B3-K03
	39		OCA 3.0B	OCA 4.0-01	OCA	PFS19	Address mux/rgtr 1 PE, byte 7	CB-2B3-K01
	40		OCA 3.0D	OCA 4.0-02	OCA	PFS4	SVA rgtr 2 PE, byte 2	CE-2A3-G06
	41		OCA 3.0D	OCA 4.0-02	OCA	PFS5	SVA rgtr 2 PE, byte 3	CE-2A3-K01
	42		OCA 3.0D	OCA 4.0-02	OCA	PFS6	SVA rgtr 2 PE, byte 4	CE-2A3-G07
5	43		OCA 3.0D	OCA 4.0-02	OCA	PFS7	SVA rgtr 2 PE, byte 5	CE-2A3-J01
	44		OCA 3.0D	OCA 4.0-02	OCA	PFS8	SVA rgtr 2 PE, byte 6	CE-2A3-G02
	45		OCA 3.0D	OCA 4.0-02	OCA	PFS9	SVA rgtr 2 PE, byte 7	CE -2 A3 -G01
	46		OCA 3.0D	OCA 4.0-02	OCA	PFS32	SVA rgtr 3 PE, byte 2	CE-2 A3-G06
	47		OCA 3.0D	OCA 4.0-02	OCA	PFS33	SVA rgtr 3 PE, byte 3	CE-2A3-K01
	48		OCA 3.0D	OCA 4.0-02	OCA	PFS34	SVA rgtr 3 PE, byte 4	CE-2A3-G07
	49		OCA 3.0D	OCA 4.0-02	OCA	PFS35	SVA rgtr 3 PE, byte 5	CE-2A3-J01
	50		OCA 3.0D	OCA 4.0-02	OCA	PFS36	SVA rgtr 3 PE, byte 6	CE-2A3-G02
6	51		OCA 3.0D	OCA 4.0-02	OCA	PFS37	SVA rgtr 3 PE, byte 7	CE-2A3-G01
	52		OCA 3.10E	OCA 4.0-06	OCA	PFS38	Prefetch rgtr 4 PE, byte 2	CU-2A3-H04
	53		OCA 3.10E	OCA 4.0-06	OCA	PFS39	Prefetch rgtr 4 PE, byte 3	CU-2A3-H04
	54		OCA 3.10E	OCA 4.0-06	OCA	PFS40	Prefetch rgtr 4 PE, byte 4	CU-2A3-J05
	55		OCA 3.10E	OCA 4.0-06	OCA	PFS41	Prefetch rgtr 4 PE, byte 5	CU-2A3-J05
	56		OCA 3.10E	OCA 4.0-06	OCA	PFS42	Prefetch rgtr 4 PE, byte 6	CU-2A3-H05
	57		OCA 3.2B	OCA 4.0-08	OCA	PFS51	Cache load rgtr 2 PE	CE-2A3-K09
	58		OCA 3.2B	OCA 4.0-07	OCA	PFS43	Cache load rgtr 1 PE, byte 2	CE-2A3-K09
7	59		OCA 3.2B	OCA 4.0-07	OCA	PFS44	Cache load rgtr 1 PE, byte 3	CE-2A3-J10
	60		OCA 3.2B	OCA 4.0-07	OCA	PFS45	Cache load rgtr 1 PF, byte 4	CE-2A3-J11
	61		OCA 3.2B	OCA 4.0-07	OCA	PFS46	Cache load rgtr 1 PE, byte 5	CE-2A3-K11
	62		OCA 3.2B	OCA 4.0-07	OCA	PFS47	Cache load rotr 1 PE, byte 6	CE-2A3-K10
	63		OCA 3.2B	OCA 4.0-07	OCA	PFS48	Cache load rgtr 1 PE, byte 7	CE-2A3-J13

c	2
ċ	ò
í	Ď
	ά

Byte	Bit(s) Du	Level 3	Level 4 Diagram	Unit Name	
	00 01 02	IDU 3.18A IDU 3.18A IDU 3.18A	IDU 4.5H-04 IDU 4.5G-04 IDU 4.5F-04	IDU PTM38 IDU PTM39 IDU PTM40	Force MAC CIR read data PE board H Force MAC CIR read data PE board G Force MAC CIR read data PE board F
0	03	IDU 3.18A	IDU 4.5E-04	IDU PTM41	Force MAC CIR read data PE board E
	04	IDU 3.18A	IDU 4.5D-04	IDU PTM42	Force MAC CIR read data PE board D
	05	IDU 3.18A	IDU 4.5C-04	IDU PTM43	Force MAC CIR read data PE board C
	06	IDU 3.18A	IDU 4.5B-04	IDU PTM44	Force MAC CIR read data PE board B
	07	IDU 3.18A	IDU 4.5A-04	IDU PTM45	Force MAC CIR read data PE board A
	08	IDU 3.9A	IDU 4.3-04	IDU PTM37	Force PE on number of words rgtr
	09	IDU 3.17H	IDU 4.6-02	IDU PTM3	Force PE on LSU cont 2 data
	10 11	**** 0 170	**** 4 6 00	****	(Not used)
1		IDU 3.17Q	IDU 4.6-02 IDU 4.6-02	IDU PTM4 IDU PTM5	Force PE on ACU micr, byte 0
	12 13	IDU 3.17Q IDU 3.17Q	IDU 4.6-02	IDU PTM5 IDU PTM6	Force PE on ACU micr, byte 1 Force PE on ACU micr, byte 2
	14	IDU 3.170	IDU 4.6-02	IDU PTM7	Force PE on ACU micr, byte 3
	15	IDU 3.170	IDU 4.6-02	IDU PTM8	Force PE on ACU micr, byte 4
	13	100 3.170	100 4.0-02	IDO FINO	rorce FE on Aco micr, byte 4
	16	IDU 3.21A	IDU 4.7-08	IDU PTM12	Force PE on CSA sequencing fault
	17	IDU 3.17S	IDU 4.6-01	IDU PTM1	Force PE on result destn tag, byte 0
	18	IDU 3.17S	IDU 4.6-01	IDU PTM2	Force PE on result destn tag, byte 1
. 2	19	IDU 3.17J	IDU 4.6-02	IDU PTM14	Force PE on LSU cont 4 data
	20	IDU 3.17F	IDU 4.6-02	IDU PTM20	Force PE on LSU cont 7 data
	21	IDU 3.14B	IDU 4.6-02	IDU PTM21	Force PE on CWD instr descr, byte 0
	22	IDU 3.14B	IDU 4.6-02	IDU PTM22	Force PE on CWD instr descr, byte 1
	23	IDU 3.14B	IDU 4.6-02	IDU PTM23	Force PE on CWD instr descr, byte 2
	24	IDU 3.17L	IDU 4.6-02	IDU PTM18	Force PE on BDP micr, byte 0
	25	IDU 3.17L	IDU 4.6-02	IDU PTM19	Force PE on BDP micr, byte 1
	26	IDU 3.17M	IDU 4.6-02	IDU PTM9	Force PE on LSU cont 1, byte 0
3	27	IDU 3.17M	IDU 4.6-02	IDU PTM10	Force PE on LSU cont 1, byte 1
	28	IDU 3.17M	IDU 4.6-02	IDU PTM11	Force PF on LSU cont 1, byte 2
	29	IDU 3.17E	IDU 4.6-02	IDU PTM15	Force PE on LSU cont 5, byte 0
	30	IDU 3.17E	IDU 4.6-02	IDU PTM16	Force PE on LSU cont 5, byte 1
	31	IDU 3.17E	IDU 4.6-02	IDU PTM17	Force PE on LSU cont 5, byte 2

FRU

# PROC-990, 992, 994, 990E, 995E PTM REGISTER (A0) (Sheet 2 of 2)

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Unit	Signal Name	Description	FRU
. <b>4</b>	32,33 34 35 36 37 38 39		PMF 3.0F PMF 3.0F PMF 3.0F PMF 3.0F PMF 3.5A PMF 3.5A	PMF 4.0-08 PMF 4.0-08 PMF 4.0-08 PMF 4.3-00 PMF 4.3-00	PMF PMF PMF PMF PMF PMF	PTM2 PTM3 PTM4 PTM5 PTM6 PTM7	(Not used) Select scope sync start trigger Select CSA compare start trigger Select CSA compare start trigger Select SA compare stop trigger Select CSA compare stop trigger Force parity on byte 0 of bfr data Force parity on byte 1 of bfr data	
5	40 41 42 43 44 45 46 47		PMF 3.5A PMF 3.5A PMF 3.5A PMF 3.5A PMF 3.5A PMF 3.5A PMF 3.0F,5	PMF 4.3-00 PMF 4.3-00 PMF 4.3-00 PMF 4.3-00 PMF 4.3-00 PMF 4.3-00 PMF 4.0-08 PMF 4.0-08	PMF PMF PMF PMF PMF PMF PMF PMF	PTM8 PTM9 PTM10 PTM11 PTM12 PTM13 PTM14 PTM15	Porce parity on byte 2 of bfr data Force parity on byte 3 of bfr data Force parity on byte 4 of bfr data Force parity on byte 5 of bfr data Force parity on byte 6 of bfr data Force parity on byte 6 of bfr data Force parity on byte 7 of bfr data Test write, sel zeros, stop on overflow Select 20 pattern as test write data	
6	48 49 50 51 52 53 54 55		IDU 3.4B IDU 3.4B IDU 3.4B IDU 3.4B IDU 3.4B IDU 3.4B IDU 3.4B IDU 3.4B	IDU 4.1H-04 IDU 4.1G-04 IDU 4.1F-04 IDU 4.1E-04 IDU 4.1C-04 IDU 4.1C-04 IDU 4.1B-04 IDU 4.1A-04	IDU IDU IDU IDU IDU IDU IDU	PTM28 PTM29 PTM30 PTM31 PTM32 PTM33 PTM34 PTM35	Force seg map mem check error board 0 Force seg map mem check error board 1 Force seg map mem check error board 2 Force seg map mem check error board 3 Force seg map mem check error board 3 Force seg map mem check error board 4 Force seg map mem check error board 5 Force seg map mem check error board 6 Force seg map mem check error board 6 Force seg map mem check error board 7	
7	56 57,58 59 60 61 62		IDU 3.0A IDU 3.7A IDU 3.7A IDU 3.17V	IDU 4.0-04  IDU 4.2-00  IDU 4.2-00  IDU 4.6-01	IDU IDU IDU IDU	PTM36 PTM24 PTM46 PTM0 PTM13	Force branch cond (Not used) Enbl CSA instr to CSA UTP rgtr (Not used) Enbl MAC write of CSA P-right Force PE on ERN micr, byte 0 Force PE on PSR write adrs	

	28 29		3.23D	.2-01	AC1
8	30 31		3.37B 3.32C	.7-03 .4-09	AC1 AC1
60458110					
0					
4					

Byte	Bit(s)	Due	Level 3 Diagram	Level 4 Diagram	Unit	Signal Name	Description	FRU
0	00-03 04 05 06,07		MAC 3.0A MAC 3.7A	MAC 4.1-01 MAC 4.1-08	MAC MAC	PTM0 PTM1	(Not used) Force MAC write data PE Force PFS/DEC/PTM read data PE (Not used)	
1	08 09 10 11 12 13 14 15		AC1 3.22A AC1 3.18C AC1 3.19E AC1 3.3B AC1 3.26A AC1 3.32B AC1 3.32B AC1 3.34A AC1 3.24B	AC1 4.1-01 AC1 4.0-04 AC1 4.0-06 AC1 4.5-01 AC1 4.2-00 AC1 4.4-00 AC1 4.4-02 AC1 4.2-14	AC1 AC1 AC1 AC1 AC1 AC1 AC1	PTM0 PTM1 PTM2 PTM3 PTM5 PTM6 PTM7 PTM15	Force PE on length rgtr Force PE on byte number adder Force interval holding rgtr PE Force LSU tag rank 4 rgtr PE Force valid holding rgtr PE Force valid holding rgtr PE Force X rgtr data rgtr PE Force X rgtr data rgtr PE Force stack frame save area local/global key rgtr F Force carry on SDF/RMA adder	PE
2 2	16 17 18 19 20 21 22 23		AC1 3.28A AC1 3.19C AC1 3.13G AC1 3.13G AC1 3.25B AC1 3.25B AC1 3.25B	AC1 4.0-06 AC1 4.8-00 AC1 4.8-03 AC1 4.0-09 AC1 4.0-09 AC1 4.0-09 AC1 4.0-08	AC1 AC1 AC1 AC1 AC1 AC1 IN2	PTM16 PTM9 PTM11 PTM12 PTM13 PTM14 PTM0	Block STA invalidation (Not used) Force byte length PE Force rank 1 and 2 backup Force rank 3 and 4 backup Execute privilege in-RMA mode Execute privilege in-RMA mode Force slow unit delay	
3	24 25 26 27 28 29 30 31		AC1 3.19A AC1 3.19A AC1 3.19A AC1 3.19C AC1 3.23D AC1 3.37B AC1 3.32C	IN2 4.0-08 IN2 4.0-08 IN2 4.0-08 IN2 4.0-08 AC1 4.2-01 AC1 4.7-03 AC1 4.4-09	IN2 IN2 IN2 IN2 AC1 AC1 AC1	PTM1 PTM2 PTM3 PTM4 PTM4 PTM8 PTM10	Issue timeout timer set, bit 5 Issue timeout timer set, bit 6 Issue timeout timer set, bit 7 Enbl PPU and IGU short stop cntrs Force PE on rank 2 ring and seg rgtr (Not used) Force error rgtr rank 5 PE Force largest ring number rgtr PE	

#### PROC-990, 992, 994, 990E, 995E PTM REGISTER (A1) (Sheet 2 of 2)

			Level 3	Level 4		Signal		
Byte	Bit(s)	Due	Diagram	Diagram	Unit	Name	Description	FRU
	32		AC2 3.13B	AC2 4.9-0	AC2	PTM102	Toggle page index bits 56-60 parity	
	33 34		AC2 3.24A	AC2 4.8-03	AC2	PTM103	Porce LSU store data ready (Not used)	
	35		AC2 3.17A	AC2 4.3-01	AC2	PTM105	Toggle page offset upper parity	
4	36						(Not used)	
	37		AC2 3.21A	AC2 4.7-05	AC2	PTM107	Dsbl port B miss bytes 4 and 5	
	38		AC2 3.2D	AC2 4.7-00	AC2	PTM108	Toggle CMC fctn parity	
	39		AC2 3.17D	AC2 4.3-01	AC2	PTM109	Toggle page RMA sel parity	
	40						(Not used)	
	41		AC2 3.3B	AC2 4.5-00	AC2	PTM112	Dsbl backup enable	
	42		AC2 3.19B	AC2 4.6-03	AC2	PTM113	Toggle port A tag parity	
5	43		AC2 3.14B	AC2 4.0-01	AC2	PTM114	Toggle rank 4 masked SVA parity	
	44		AC2 3.29C	AC2 4.10-01	AC2	PTM115	Toggle data result masked debug parity bit	
	45		AC2 3.2C	AC2 4.0-04	AC2	PTM110	Toggle SCM4 backup delay rgtr parity	
	46		AC2 3.30C	AC2 4.5-03	AC2	PTM100	Force store wait cntr DUE	
	47		AC2 3.22B	AC2 4.8-08	AC2	PTM101	Force store tag PE	
	48		DIV 3.8A	DIV 4.0-32	scu	PTM0	Enbl result compare, byte 0	
	49		DIV 3.6A	DIV 4.0-58	SCU	PTM1	Enbl result compare, byte 1	
	50		DIV 3.6C	DIV 4.0-58	SCU	PTM2	Enbl result compare, byte 2	
6	51		DIV 3.6C	DIV 4.0-58	SCU	PTM3	Enbl result compare, byte 3	
	52		DIV 3.6C	DIV 4.0-58	SCU	PTM4	Enbl result compare, byte 4	
	53		DIV 3.7A	DIV 4.0-30	SCU	PTM5	Enbl result compare, byte 5	
	54		DIV 3.8A	DIV 4.0-32	SCU	PTM6	Stop after first iteration of instr	
	55		DIV-B 3.12A	DIV-B 4.0-70	SCU	PTM7	Enbl double-precision data to output (990E, 995E)	
	56		IMU 3.1A	IMU 4.0-18	scu	PT MB	Clear FPM result catch rgtr	
	57		IMU 3.4D, 3.0C	IMU 4.0-17	SCU	PTM14	Force IMU output mux to C input	
	58		3.00				(Not used)	
7	59		IMU 3.5A	IMU 4.0-12	SCU	PTM9	Select error cntr attempt count	
,	60		IMU 3.5A	IMU 4.0-12	SCU	PTM10	Force error and attempt count to zero	
	61		IMU 3.5A	IMU 4.0-12	SCU	PTM11	Dsbl FPM and IMU compare	
	62		IMU 3.5A	IMU 4.0-12	SCU	PTM12	Force error in FP compare	
	63		IMU 3.5C	IMU 4.0-10	SCU	PTM12	Force BDP overflow byte rgtr PE	
			1 PIO 3.3C	TWO 4.0-TO	0.00	ETHITS	rouce but overriow byte right FE	

Byte	Bit(s) Due	Level 3 Diagram	Level 4 Diagram	Unit	Signal Name	Description
0	00 01 02 03 04 05 06 07	CMC 3.0C CMC 3.0C CMC 3.0C CMC 3.9D CMC 3.0C CMC 3.0C CMC 3.0C CMC 3.0C	CM1 4.0B-06 CM1 4.0A-06 CM1 4.0C-06 CM1 4.6-03 CM1 4.3B-06 CM1 4.3A-06 CM1 4.3C-06 CM1 4.9-03	CM1 CM1 CM1 CM1 CM1 CM1 CM1	PTM0 PTM1 PTM2 PTM3 PTM4 PTM5 PTM6 PTM7	Porce adrs PE, bits 34-39 port 0B Force adrs PE, bits 34-39 port 0A Force adrs PE, bits 34-39 port 0C Force adrs PE, bits 34-39 port 1S Force adrs PE, bits 34-39 port 2B Force adrs PE, bits 34-39 port 2A Force adrs PE, bits 34-39 port 2A Force adrs PE, bits 34-39 port 3S
1	08 09 10 11 12 13 14	CMC 3.0C CMC 3.0C CMC 3.0C CMC 3.9D CMC 3.0C CMC 3.0C CMC 3.0C CMC 3.0C	CM1 4.0B-06 CM1 4.0A-06 CM1 4.0C-06 CM1 4.6-03 CM1 4.3B-06 CM1 4.3A-06 CM1 4.3C-06 CM1 4.9-03	CM1 CM1 CM1 CM1 CM1 CM1 CM1	PTM8 PTM9 PTM10 PTM11 PTM12 PTM13 PTM14 PTM15	Porce adrs PE, bits 40-47 port 08 Force adrs PE, bits 40-47 port 0A Force adrs PE, bits 40-47 port 0C Force adrs PE, bits 40-47 port 1S Force adrs PE, bits 40-47 port 1S Force adrs PE, bits 40-47 port 2B Force adrs PE, bits 40-47 port 2A Force adrs PE, bits 40-47 port 2C Force adrs PE, bits 40-47 port 3S
2	16 17 18 19 20 21 22 23	CMC 3.0C CMC 3.0C CMC 3.0C CMC 3.9D CMC 3.0C CMC 3.0C CMC 3.0C CMC 3.0C	CM1 4.0B-06 CM1 4.0A-06 CM1 4.0C-06 CM1 4.6-03 CM1 4.3B-06 CM1 4.3A-06 CM1 4.3C-06 CM1 4.9-03	CM1 CM1 CM1 CM1 CM1 CM1 CM1	PTM16 PTM17 PTM18 PTM19 PTM20 PTM21 PTM22 PTM22	Force adrs PE, bits 56-60 port 08 Force adrs PE, bits 56-60 port 0A Force adrs PE, bits 56-60 port 0C Force adrs PE, bits 56-60 port 1S Force adrs PE, bits 56-60 port 1S Force adrs PE, bits 56-60 port 2A Force adrs PE, bits 56-60 port 2A Force adrs PE, bits 56-60 port 2C Force adrs PE, bits 56-60 port 3S
3	24 25 26 27 28 29 30 31	INU 3.6B INU 3.11D INU 3.4A CMC 3.27D CMC 3.28A CMC 3.28A CMC 3.28A CMC 3.28A	IN1 4.4-00 IN1 4.7-01 IN1 4.1-02 CM3 4.2-01 CM1 4.1A-00 CM1 4.1A-00 CM3 4.2-04 CM4 4.1A-02	IN1 IN1 IN1 CM3 CM1 CM1 CM3 CM4	PTM7 PTM8 PTM9 PTM1 PTM24 PTM25 PTM0 PTM0	Force error rgt PE, bits 8-12 babl branch Porce lookahead hit Stop FRC Enbl short warning Enbl long warning Force read PE on MAC read data Force response code PE all distributors

## PROC-990, 992, 994, 990E, 995E PTM REGISTER (A2) (Sheet 2 of 2)

Byte	Bit(s)	Due	Diagra		gram	Unit	Name	Description	FRU
	32		INU 3.	12A IN1	4.7-04	INL	PTM10	Dsbl branch prediction RAM, bit 0	
	33		INU 3.		4.4-00	INI	PTM0	Force response code PE	
	34		INU 3.	5C IN1	4.3-06	INl	PTM1	Dsbl multiple lookahead hits	
4	35		INU 3.	5C IN1	4.3-06	INl	PTM2	Dsbl multiple read hits	
	36		INU 3.	OC IN1	4.1-05	INl	PTM3	Force read memory adrs PE, bytes 6, 7	
	37		INU 3.		4.4-02	INI	PTM4	Force 170 mode CMC read data errors	
	38		INU 3.	1C IN1	4.4-02	INI	PTM5	Force IBA rank 1 PE, bytes 4-7	
	39		INU 3.	OK IN1	4.1-03	IN1	PTM6	Force destn tag PE	
	40		LSU 3.	51A LSU	4.1-04	LSU	PTM2	Toggle mark shift output mux parity	
	41							(Not used)	
	42		LSU 3.		4.9-08	LSU	PTM4	Read state cont parity toggle	
5	43		LSU 3.		4.9-08	LSU	PTM5	Write state cont parity toggle	
	44		LSU 3.		4.4-02	LSU	PTM6	Toggle ring number parity	
	45		LSU 3.		4.4-02	LSU	PTM7	Toggle load A data famout parity	
	46		LSU 3.		4.4-04	LSU	PTM8	Toggle parity on the 170 exchange mux	
	47		LSU 3.	23G LSU	4.4-04	LSU	PTM9	Toggle parity on A-data bytes 5-7	
	48		LSU 3.		4.0-02	LSU	PTM10	Toggle parity on X-data bytes 0-7	
	49		LSU 3.		4.5-12	LSU	PTM11	Toggle parity on mem to mem cont	
6	50		LSU 3.		4.12-01	LSU	PTM1	Toggle parity on vector tag, byte 0	
	51		LSU 3.		4.12-01	LSU	PTM3	Toggle parity on vector tag, byte 1	
	52 53		LSU 3.	49B LSU	4.1-02	LSU	PTM0	Toggle parity on store data mux/rgtr 2 (Not used)	
	54		INU 3.	3A TN1	4.3-01	INL	PTM11	Dsbl outstanding request cntr sets 0-3	
	55		INU 3.		4.3-02	INI	PTM12	Dsbl request response error	
	56-58							(Not used)	
	59		OCA 3.	OB OCA	4.0-01	OCA	PTM0	Toggle adrs mux/rgtr 1, bit 77	
7	60		OCA 3.		4.0-01	OCA	PTM1	Toggle adrs mux/rgtr 1, bit 78	
	61		OCA 3.	4G OCA	4.5X-04	OCA	PTM2	Force OCA miss	
	62		OCA 3.	7A OCA	4.7-00	OCA	PTM3	Toggle MAC adrs rgtr parity	
	63		OCA 3.		4.7-03	OCA	PTM4	Toggle prefetch and validity data byte 2 parity	

Ci an al

q	'n	
Ş	5	
Ĉ	n	
ç	٥	
ï	5	
Ċ	>	
c		

D	D4+ (+)	Due	Level 3 Diagram	Level 4 Diagram	Unit	Signal Name	Description	FRU
вусе	Bit(s)	Due	Diagram	Diagram	OIII C	Name	Descripcion	
	00		EPN 3.8C	EPN 4.11-00	EPN	PTM0	Force not cancel	
	01		EPN 3.7C	EPN 4.13-00	EPN	PTM1	Force EIT rgtr PE	
	02		EPN 3.0D	EPN 4.0-00	EPN	PTM2	Force SCU error, bits 5 and 8	
0	03		EPN 3.0D	EPN 4.0-00	EPN	PTM3	Force IGU error, bits 0 and 3	
•	04		EPN 3.0D	EPN 4.0-00	EPN	PTM4	Force FPU error, bits 1 and 9	
	05		EPN 3.7H	EPN 4.5-01	EPN	PTM5	Force entry cntrs parity bit	
	06		EPN 3.3C	EPN 4.6-00	EPN	PTM6	Dsbl tag count to delay store F/F	
	0.7		EPN 3.3D	EPN 4.3-00	EPN	PTM7	Set fatal P and P+ error flip-flops	
	٠,		24.11 3.32	2111 113 00				
	08		PSR 3.1D	PSR 4.4-09	PSR	PTM0	Toggle monitor process state pointer parity	
	0.9		PSR 3.3A	PSR 4.4-09	PSR	PTM1	Toggle system interval timer parity	
	10		PSR 3.18B	PSR 4.6A-04	PSR	PTM2	Toggle VMID parity	
1	11		PSR 3.24A	PSR 4.7-00	PSR	PTM3	Toggle MAC cont and assy word PE	
	12		PSR 3.4E	PSR 4.4-09	PSR	PTM4	Toggle seg table adrs parity	
	13		PSR 3.5C	PSR 4.4-07	PSR	PTM5	Toggle process interval timer parity	
	14		PSR 3.1B	PSR 4.4-09	PSR	PTM6	Toggle TP parity	
	15		PSR 3.18C	PSR 4.6B-04	PSR	PTM7	Toggle UVMID parity	
	16		PSR 3.18A	PSR 4.6B-04	PSR	PT M8	Toggle trap enable parity	
	17		PSR 3.6E	PSR 4.3-01	PSR	PTM9	Toggle debug mask parity	
	18		PSR 3.6B	PSR 4.3-01	PSR	PTM10	Toggle page size mask parity	
2	19		PSR 3.7C	PSR 4.3-02	PSR	PTM11	Toggle debug index parity	
2	20		PSR 3.11D	PSR 4.4-05	PSR	PTM12	Toggle user cond rgtr parity	
	21		PSR 3.21A	PSR 4.8-00	PSR	PTM13	Toggle call trap mux input 1 parity	
	22		PSR 3.21B	PSR 4.8-03	PSR	PTM14	Toggle flags parity	
	23		PSR 3.7A	PSR 4.4-06	PSR	PTM15	Toggle PTA parity, byte 4	
			101 3.71	101. 41.4 00			709920 12m Farr-1/ -1	
	24		PSR 3.28A	PSR 4.9-05	PSR	PTM16	Toggle load history tag mux 2 parity	
	25		PSR 3.11F	PSR 4.4-05	PSR	PTM17	Toggle monitor cond rgtr parity	
	26		PSR 3.18B	PSR 4.6A-04	PSR	PTM18	Enbl VMID to be loaded at MC	
3	27		PSR 3.4B	PSR 4.2A-01	PSR	PTM19	Toggle STL, PYA parity, byte 6	
	28		PMF 3.2E	PSR 4.0-00	PMF	PTM0	Force rgtr 22 PE, byte 0 (bits 0-7)	
	29		PSR 3.30A	PSR 4.3X-09	PSR	PTM23	Enbl retry cond 0	
	30		PSR 3.30A	PSR 4.9-08	PSR	PTM20	Enbl retry test cond - monitor mode	
	31		PSR 3.30A	PSR 4.9-08	PSR	PTM21	Enbl retry test cond - trap enable	

#### PROC DOG DOG DOG DOGE DIM REGISTER (A3) (Sheet 2 of 2)

Byte	Bit(s)	Due	Diagram	Diagram	Unit	Name	Description	FRU
	32		PSR 3.30A	PSR 4.9-08	PSR	PTM22	Enbl retry test cond - VMID	
	33		PMF 3.2D	PSR 4.0-00	PMF	PTM1	Force rgtr 22 PE, byte 1	
	34		EPN 3.3A	PSR 4.8-00	EPN	PT M8	Set error flip-flops 1-12	
4	35		EPN 3.3A	PSR 4.8-02	EPN	PTM9	Set error flip-flops 13-26	
	36		EPN 3.4A	PSR 4.5-00	EPN	PTM10	Block initialization of active flags	
	37		EPN 3.7F	PSR 4.5-00	EPN	PTM11	Forces PE on instr comp & delay entry cntr	
	38			PSR 4.11-00	EPN	PTM12	Dsbl EPN interrupt handling	
	39						(Not used)	
	40		PSR 3.30A	PSR 4.5X-09		PTM24	Enbl retry cond 1 - job mode	
	41		PSR 3.30A	PSR 4.5X-09	PSR	PTM25	Enbl retry cond 1 - monitor mode	
	42						(Not used)	
5	43		BDP 3.6C	BDP 4.1-05	BDP	PTM0	Force Aj stream pause	
	44		BDP 3.8B	BDP 4.1-11	B DP	PTM1	Force Ak stream pause	
	45		BDP 3.1B	BDP 4.3-02	BDP	PTM3	Toggle mark lines parity	
	46		BDP 3.14C		B DP	PT M6	Toggle LSU load fctn parity	
	47		BDP 3.3B	BDP 4.0-09	BDP	PTM7	Toggle BDP error tag parity	
	48		BDP 3.10A		BDP	PTM2	Toggle significant byte parity	
	49		BDP 3.1B		BDP	PTM4	Toggle move bytes mark lines parity	
	50		BDP 3.13E		BDP	PTM5	Toggle store cont parity	
6	51 52		BDP 3.15B	BDP 4.4-01	BDP	PTM8	Toggle MAC adrs parity (Not used)	
	53		RGU 3.6A	RGU 4.15-02	RGU	PTM0	Force history file X data input mux PE	
	54		RGU 3.6A	RGU 4.15-02		PTM1	Force history file A data input mux PE	
	55		RGU 3.6A	RGU 4.15-02	RGU	PTM2	Force MAC or IDU enter sel PE	
	56-58						(Not used)	
	59		BP3 3.5F	BP3 4.1-01	BP3	PTM3	Complement A stream digit parity	
	60		BP3 3.8D	BP3 4.2-01	BP3	PTM4	Complement B stream digit parity	
7	61		BP3 3.28D	, BP3 4.9-06	BP3	PTM5	Force edit mask to all ones	
			14E, 29E				(Not used)	
	62		BP3 3.2B	BP3 4.0-00	BP3	PTM6	Force spec error RAM adrs PE	
	63		BP3 3.20B	BP3 4.5-02	BP3	PTM7	Force C stream stage 3 rgtr to zeros	

Signal

This page left blank intentionally.

### MEM-810, 830 OI REGISTER (12)

Byte	Bit(s)	Description
0	01 02 03 04 through 06	2 Megabyte CM Installed (Not used) 4 Megabyte CM Installed (Not used)
	07	8 Megabyte CM Installed
	08 09 10	(Not used) 12 Megabyte CM Installed (Not used)
	11	16 Megabyte CM Installed 32 Megabyte CM Installed
1	13	48 Megabyte CM Installed
	14	(Not used)
	15	64 Megabyte CM Installed (uses 256 Kilobit chips)
	15	or negacy to on another than the second
	16	Any one of the CM Degrade Switches is ON
	17,18	(Not used)
	19	8 or 64 Megabyte Degrade Switch 3 is ON
2	20	4 or 32 Megabyte Degrade Switch 4 is ON
	21	2 or 16 Megabyte Degrade Switch 5 is ON
	22,23	(Not used)
3	24 through 31	(Not used)
4	32 through 39	(Not used)
5	40 through 47	(Not used)
6	48 through 55	(Not used)
7	56 through 63	(Not used)

Bit(s)

Byte

0	00 01 03,04 05,06	Dsb1 Parity Checking Dsb1 SECDED Gen and Checking (use Parity) Test CM word SECDED Code area (8) bits 00 = Normal 01 = Write bits 0,1,4,5,8,9,12,13 to Check Code 10 = Read bits 0,1,4,5,8,9,12,13 from Check Code 11 = Read Syndrome Code to bits 0,1,4,5,8,9,12,13 (Not used) Invert Response Code Parity
1	08 09 10 11 through 15	Dsbl CPU 0 Port Dsbl IOU Port Dsbl CPU 1 Port (Not used)
2	16 17 18 19 20 through 23	IOU Pulse Width Margins + 15% IOU Pulse Width Margins -15% CM Pulse Width Margins +15% CM Pulse Width Margins +15% (Not used)
	24 through 31	(Not used)

Description

# MEM-810, 830 EC REGISTER (20) (Sheet 2 of 2)

Byte	Bit(s)	Description	
4	32 through 39	(Not used)	
5	40 through 47	(Not used)	
6	48 through 55	(Put voltage margins	on Logic Power Supplies)
7	49 through 63	(Put voltage margins	on Logic Power Supplies)
	Bit Effect		Bit Effect
	48 +5% CPU 49 -5% CPU 50 +5% CPU	1 -2.2 V	56 +5% CPU 0 -5.2 V 57 -5% CPU 0 -5.2 V 58 +5% CM -5.2 V
		IOU -2.2 V IOU -2.2 V 1 -5.2 V	59 -5% CM -5.2 V 60 +5% IOU -5.2 V 61 -5% IOU 5.2 V 62 +5% CM & IOU +5 V 63 -5% CM & IOU +5 V

•		
2	2	
į	5	
٩	,	
5	Š	
	5	

Byte	Bit(s)	Description
0	00 01 02 03 through 07	Adrs from CPU 0 Port must be within the bounds Adrs from IOU Port must be within the bounds Adrs from CPU 1 Port must be within the bounds (Not used)
1	08 through 15	(Not used)
2	16 through 23	(Not used)
2	24 bb marrate 21	(Not

MEM-810, 830 B REGISTER (21) (Sheet 1 of 2)

## MEM-810, 830 B REGISTER (21) (Sheet 2 of 2)

Byte	Bit(s)	Description		
4	32 through 38	(Not used)		
	Central Mem Address	Bit(s) Upper Bour	nds Address Bit(s)	Lower Bounds Address Bit(s)
	39		35	51
	40		36	52
	41		37	53
	42		38	54
	43		39	55
5	44		40	56
•	45		41	57
	46		42	58
	47		43	59
	48		44	60
	49		45	61
	50		46	62
	51		47	63
Byte	Bit(s)	Description		
6	52 to 55	All Zeros		
7	56 to 63	All Zeros		
	e Port Cont bit is s Bounds Fault will o		nt to the Port mus	t be within the limits (below)

Central Memory † < Upper Bound Real Adrs † > or = Lower Bound

Bounds bits shown in Byte Adrs

Deceriation

6
0
4
S
œ
-
Ξ
0
tea
00

Byte	Bit(s)	Description
	00	Valid bit
	01	Unlogged cor error
0	02 through 04 05	(Not used) 00 -
	06	Port code 01 CP-
	07	Port code   10 I/O (Not used)   11 CP-0
	07	(Not used)   11 CP-0
	08	(Not used)
	09	Adrs bit 38
	10	Adrs bit 39
1	11	Adrs bit 40
	12	Adrs bit 41
	13	Adrs bit 42
	14 15	Adrs bit 43
	15	Adrs bit 44
	16	Adrs bit 45
	17	Adrs bit 46
	18	Adrs bit 47
2	19	Adrs bit 48
	20	Adrs bit 49
	21	Adrs bit 50
	22	Adrs bit 51
	23	Adrs bit 52
	24	Adrs bit 53
	25	Adrs bit 54
	26	Adrs bit 55
3	27	Adrs bit 56
	28	Adrs bit 57
	29	Adrs bit 58
	30	Adrs bit 59
	31	Adrs bit 60

MEM-810, 830 CEL REGISTER (A0) (Sheet 1 of 2)

## MEM-810, 830 CEL REGISTER (A0) (Sheet 2 of 2)

Byte	Bit(s)	Description
	32	Syndrome bit
	33	Syndrome bit
	34	Syndrome bit
4	35	Syndrome bit
	36	Syndrome bit
	37	Syndrome bit
	38	Syndrome bit
	39	Syndrome bit
5	40 through 47	(Not used)
6	48 through 55	(Not used)
7	56 through 63	(Not used)

## MEM-810, 830 UEL1 REGISTER (A4) (Sheet 1 of 2)

Byte	Bit(s)	Description	
	00	Valid bit	
	01	Unlogged uncor error	
	02	+Illegal fctn	
0	03	+Mem bounds fault	
	04	Partial write error (00	-
	05	Port code 7	CP-
	06	Port code	1/0
	07	N/A Port Code 00 = Refresh or 2 Pass fault 11	CP-0
	08	(Not used)	
	09	Adrs bit 38	
	10	Adrs bit 39	
1	- 11	Adrs bit 40	
	12	Adrs bit 41	
	13	Adrs bit 42	
	14	Adrs bit 43	
	. 15	Adrs bit 44	
	16	Adrs bit 45	
	17	Adrs bit 46	
	18	Adrs bit 47	
. 2	19	Adrs bit 48	
	20	Adrs bit 49	
	21	Adrs bit 50	
	22	Adrs bit 51	
	23	Adrs bit 52	
	24	Adrs bit 53	
	25	Adrs bit 54	
_	. 26	Adrs bit 55	
3 -	27	Adrs bit 56	
	28	Adrs bit 57	
	29	Adrs bit 58	
	30	Adrs bit 59	
	31	Adrs bit 60	

## MEM-810, 830 UEL1 REGISTER (A4) (Sheet 2 of 2)

Byte	Bit(s)	Description
4	32 33 34 35 36 through 39	Data-in PE, pak DD1 Data-in PB, pak DD2 Data-in PB, pak DD3 Data-in PB, pak DD4 (Not used)
5	40 through 42 43 44 45 46 47	(Not used) +Tag-in PE +Pctn PE +Mark PE +Adrs PE 4 +Adrs PE 5
6	48 49 50 through 53 54 55	+Adrs PE 6 +Adrs PE 7 Fctn code associated with uncor error Fctn code parity Mark bits parity
7	56 through 63	Mark bits associated with uncor error

Byte	Bit(s)	Description
	00	Valid bit
	0.1	Unlogged uncor error
	02	Data-out path PE
0	03	SECDED double bit error
-	04	+Tag-out PE ( 00
	05	Port code 7
	06	Port code 10
	07	N/A Port Code 00 = Refresh or 2 Press fault   11
	08	(Not used)
	09	Adrs bit 38
	10	Adrs bit 39
1	11	Adrs bit 40
	12	Adrs bit 41
	13	Adrs bit 42
	14	Adrs bit 43
	15	Adrs bit 44
	16	Adrs bit 45
	17	Adrs bit 46
	18	Adrs bit 47
2	19	Adrs bit 48
	20	Adrs bit 49
	21	Adrs bit 50
	22	Adrs bit 51
	23	Adrs bit 52
	24	Adrs bit 53
	25	Adrs bit 54
	26	Adrs bit 55
3	27	Adrs bit 56
	28	Adrs bit 57
	29	Adrs bit 58
	30	Adrs bit 59
	31	Adrs bit 60

-CP-1 I/O CP-0

## MEM-810, 830 UEL2 REGISTER (A8) (Sheet 2 of 2)

Byte	Bit(s)	Description
4	32 33 34 35 36 37 38 39	+Data-out path PE, byte 0 +Data-out path PE, byte 1 +Data-out path PE, byte 2 +Data-out path PE, byte 3 +Data-out path PE, byte 4 +Data-out path PE, byte 5 +Data-out path PE, byte 6 +Data-out path PE, byte 6 +Data-out path PE, byte 7
5	40 through 47	Reserved for ext port bfr error detection
6	48 through 55	Reserved for ext port bfr error detection
7	56 through 63	(Not used)

## MEM-815, 825 EC REGISTER (20) (Sheet 1 of 2)

Byte	Bi	t(s)		Description
	00			Dsbl parity checking (MEM-815, 825)
	01			Dsb1 SECDED (MEM-815, 825)
	02			Noninterleaved mode (MEM-815, 825)
			- (	00 Normal
0	03			01 Write byte 0
	04		1	10 Read byte 0
			- (	11 Read syndrome
	05			Micro step (PROC-815, 825)
	06			Enbl PFS trap (PROC-815, 825)
	07			Force even parity
	08			P port (MEM-815, 825)
1	09			I and J ports (MEM-815, 825)
	10			Dsbl M port (MEM-815, 825)
	11	through	15	(Not used)
	16			Pulse width margin, UP pak +15 percent
	17			Pulse width margin, UP pak -15 percent
2	18			Pulse width margin, SA pak +15 percent
2	19			Pulse width margin, SA pak -15 percent
	20			Exchange preserve (PROC-815, 825)
		through	23	(Not used)
	21	chroagh	23	(NOC deed)
3	24	through	31	(Refer to PROC-810 through 830 DEC rgtr)

# MEM-815, 825 EC REGISTER (20) (Sheet 2 of 2)

Byte	Bit(s)	Description
4	32 through 37 38 39	(Refer to PROC-810 through 830 DEC rgtr) Suppress cor error reporting via ports Dsb1 cor error log
5	40 through 47	(Not used)
6	48 through 55	(Not used)
7	56 through 63	(Not used)

6
2
t
œ
Ξ
0
æ

Byte	Bit(s)	Description	
0	00 01 02 through 04 05 06 07	Valid bit Unlogged cor error (Not used) Port code (Not used) 10 11	J por M por I por C por
1	08 09 10 11 12 13 14	Adrs bit 40 Adrs bit 41 Adrs bit 42 Adrs bit 43 Adrs bit 44 Adrs bit 45 Adrs bit 46 Adrs bit 46	
2	16 17 18 19 20 21 22 23	Adrs bit 48 Adrs bit 49 Adrs bit 50 Adrs bit 51 Adrs bit 52 Adrs bit 53 Adrs bit 54 Adrs bit 55	
3	24 25 26 27 28 29 30	Adrs bit 56 Adrs bit 57 Adrs bit 58 Adrs bit 59 Adrs bit 60 Adrs bit 60 Adrs bit P5 Adrs bit 10	

## MEM-815, 825 CEL REGISTER (A0) (Sheet 2 of 2)

Byte	Bit(s)	Description		
	32	Syndrome bit 0		
	33	Syndrome bit 1		
	34	Syndrome bit 2		
- 4	35	Syndrome bit 3		
	36	Syndrome bit 4		
	37	Syndrome bit 5		
	38	Syndrome bit 6		
	39	Syndrome bit 7		
5	40 through 47	(Not used)		
6	48 through 55	(Not used)		
7	56 through 63	(Not used)		

# MEM-815, 825 UEL1 REGISTER (A4) (Sheet 1 of 2)

Byte	Bit(s)	Description		
	00	Valid bit		
	01	Unlogged uncor error		
	02	+Illegal fctn		
0	03	+Mem bounds fault		
	04	Partial write error	(00	J port
	05	Port code	→ { 01 10 11	M port
	06	Port code	10	I port
	07	Refresh port	(11	C port-CPU
	08	Adrs bit 40		
	09	Adrs bit 41		
	10	Adrs bit 42		
1	11	Adrs bit 43		
	12	Adrs bit 44		
	13	Adrs bit 45		
	14	Adrs bit 46		
	15	Adrs bit 47		
	16	Adrs bit 48		
	17	Adrs bit 49		
	18	Adrs bit 50		
2	19	Adrs bit 51		
	20	Adrs bit 52		
	21	Adrs bit 53		
	22	Adrs bit 54		
	23	Adrs bit 55		
	24	Adrs bit 56		
	2.5	Adrs bit 57		
	26	Adrs bit 58		
3	27	Adrs bit 59		
	28	Adrs bit 60		
	29	Adrs bit P5		
	30	Adrs bit P6		
	31	Adrs bit P7		

## MEM-815, 825 UEL1 REGISTER (A4) (Sheet 2 of 2)

Byte	Bit(s)	Description
	32	+Write data PE, byte 0
	33	+Write data PE, byte 1
	34	+Write data PE, byte 2
. 4	35	+Write data PE, byte 3
	36	+Write data PE, byte 4
	37	+Write data PE, byte 5
	38	+Write data PE, byte 6
	39	+Write data PE, byte 7
	40 through 42	(Not used)
	43	+Tag-in PE
5	44	+Fctn PE
	45	+Mark PE
	46	+Adrs PE 4
	47	+Adrs PE 5
	40	AND DE C
	48	+Adrs PE 6
6	49	+Adrs PE 7
ь	50 through 53 54	Fctn code associated with uncor error
	55	Fctn code parity
	33	Mark bits parity
7	56 through 63	Mark bits associated with uncor error

죠
Ġ
œ
-
_
0
m

Byte	Bit(s)	Description	
	00	Valid bit	
	01	Unlogged uncor error	
	02	Data-out path PE	
0	03	SECDED double bit error	
	04	+Tag-out PE (00 J por	
	05	Port code 01 M por	
	06	Port code 10 I por	
	07	Refresh port 11 C po	rt
	08	Adrs bit 40	
	09	Adrs bit 41	
	10	Adrs bit 42	
1	11	Adrs bit 43	
	12	Adrs bit 44	
	13	Adrs bit 45	
	14	Adrs bit 46	
	15	Adrs bit 47	
	16	Adrs bit 48	
	17	Adrs bit 49	
	18	Adrs bit 50	
2	19	Adrs bit 51	
	20	Adrs bit 52	
	21	Adrs bit 53	
	22	Adrs bit 54	
	23	Adrs bit 55	
	24	Adrs bit 56	
	25	Adrs bit 57	
	26	Adrs bit 58	
3	27	Adrs bit 59	
	28	Adrs bit 60	
	29	Adrs bit P5	
	30	Adrs bit P6	
	31	Adrs bit P7	

MEM-815, 825 UEL2 REGISTER (A8) (Sheet 1 of 2)

# MEM-815, 825 UEL2 REGISTER (A8) (Sheet 2 of 2)

Byte	Bit(s)	Description
4	32 33 34 35 36 37 38 39	+Data-out path PE, byte 0 +Data-out path PE, byte 1 +Data-out path PE, byte 2 +Data-out path PE byte 3 +Data-out path PE byte 3 +Data-out path PE, byte 4 +Data-out path PE, byte 5 +Data-out path PE, byte 5 +Data-out path PE, byte 6 +Data-out path PE, byte 6 +Data-out path PE, byte 7
5	40 through 47	Reserved for ext port bfr error detection
6	48 through 55	Reserved for ext port bfr error detection
7	56 through 63	(Not used)

Byte	Bit(s)	Description	Column A: Bit 12 = 0	Column B: Bit 12 = 1
	00	Memory installed:	1MB	2048 MB
	01	Memory installed:	2MB	1024 MB
	02	Memory installed:	3MB	512 MB
0	03	Memory installed:	4MB	256 MB
	04	Memory installed:	5MB	128 MB
	05	Memory installed:	6MB	64 MB
	06	Memory installed:	7MB	32 MB
	07	Memory installed:	8 MB	16 MB
	08	Memory installed:	10MB	8 MB
	09**	Memory installed:	12MB	4 MB
	10**	Memory installed:	14MB	2 MB
1	11**	Memory installed:	16MB	1 MB
	12*	Memory installed cont bit	_	=
	13	Model-dependent options (64K chip for 99	OE, 995E)	
	14	Model-dependent options (256K chip for 9		
	15**	Model-dependent options		

<sup>\*</sup> If bit 12 = 0, interpret bits 0 through 11 as shown in column A. If bit 12 = 1, interpret bits 0 through 11 as shown in column B.
\*\* Bits 9 through 11 and 15 are not used on 990, 990E, and 995E.

#### MEM-810 THROUGH 990, 840S, 845S, 855S, 840A, 850A, 860A, 870A, 992, 994, 990E, 995E OI REGISTER (12) (Sheet 2 of 2)

Byte	Bit(s)	Description
2	16 17 18 19 20 21 22 23	Any mem configuration switch up** Mem configuration switch SW1 (8455 through 860A), Not used (990/992), UEM option installed (994, 990E, 995E) Mem configuration switch SW2** Mem configuration switch SW3 Mem configuration switch SW4 Mem configuration switch SW5 Mem configuration switch SW6 (Reserved)*
3	24 25 26 through 31	(Not used) Ext port installed (MEM-815, 825 only) (Not used)
4	32 through 39	(Not used)
5	40 through 47	(Not used)
6	48 through 55	(Not used)
7.7	56 through 63	(Not used)

<sup>\*</sup> If bit 23=0, bits 16 through 22 apply to model 30 memoty. If bit 23=1, bits 17 through 22 apply to model 31 memory. \*\* Column degrade switch on 990E, 995E

Byte(s)	Bit(s)	Description
0	00 through 07	(Not used)
1	08 through 15	(Not used)
2-7	16 through 63	48-bit counter

<sup>\*</sup> Increments once each microsecond.

This page left blank intentionally.

Byte	Bit(s)	Description		
	00	Valid bit	0	Port 0
0	01	Unlogged cor error	1	Port 1
	02 through 07	(Not used)	2	Port 2
		- · · · · · · · · · · · · · · · · · · ·	3	Port 3
	. 08	Port number	4	(Not used)
	09	Port number }	7	(Not used)
	10	Port number )		No request
1	11	Adrs plus parity (835), Adrs parity byte 4 (990)	/	Refresh
	12	Adrs plus parity (835), Adrs parity byte 5 (990)		
	13	Adrs plus parity (835), Adrs bit 37 (990)		
	14	Adrs plus parity (835), Adrs bit 38 (990)		
	15	Adrs plus parity (835), Adrs bit 39 (990)		
	16	34		
	16 17	Adrs plus parity (835), Adrs bit 40 (990)		
		Adrs plus parity (835), Adrs bit 41 (990)		
_	18	Adrs plus parity (835), Adrs bit 42 (990)		
2	19	Adrs plus parity (835), Adrs bit 43 (990)		
	20	Adrs plus parity (835), Adrs bit 44 (990)		
	21	Adrs plus parity (835), Adrs bit 45 (990)		
	22	Adrs plus parity (835), Adrs bit 46 (990)		
	23	Adrs plus parity (835), Adrs bit 47 (990)		
	24	Name - 200		
	25	Adrs plus parity (835), Adrs bit 48 (990)		
		Adrs plus parity (835), Adrs bit 49 (990)		
_	26	Adrs plus parity (835), Adrs bit 50 (990)		
3	27	Adrs plus parity (835), Adrs bit 51 (990)		
	28	Adrs plus parity (835), Adrs bit 52 (990)		
	29	Adrs plus parity (835), Adrs bit 53 (990)		
	30	Adrs plus parity (835), Adrs bit 54 (990)		
	31	Adrs plus parity (835), Adrs bit 55 (990)		

## MEM-835, 990 CEL REGISTER (A0 THROUGH A3) (Sheet 2 of 2)

Byte	Bit(s)	Description
4	32 33 34 35 36 37 38 39	Adrs plus parity (835), Adrs bit 56 (990) Adrs plus parity (835), Adrs bit 57 (990) Adrs plus parity (835), Adrs bit 58 (990) Adrs plus parity (835), Adrs bit 59 (990) Adrs plus parity (835), Adrs bit 60 (990) Adrs plus parity (835), Adrs bit 60 (990) Adrs plus parity (835), Adrs parity byte 6 (990) Adrs plus parity (835), Adrs parity byte 7 (990) (Not used)
5	40 41 42 43 44 45 46 47	(Not used, (835)), Syndrome bit 0 (990) (Not used, (835)), Syndrome bit 1 (990) Syndrome bit 0 (835), Syndrome bit 2 (990) Syndrome bit 1 (835), Syndrome bit 3 (990) Syndrome bit 2 (835), Syndrome bit 4 (990) Syndrome bit 3 (835), Syndrome bit 5 (990) Syndrome bit 4 (835), Syndrome bit 5 (990) Syndrome bit 5 (835), Syndrome bit 7 (990)
6	48 49 50 through 55	Syndrome bit 6 (835), not used (990) Syndrome bit 7 (835), not used (990) (Not used)
7	56 through 63	(Not used) Register No. Distributor No.
		A0 0 1 1 A2 2 2 A3 3

### MEM-992, 994, 990E, 995E CEL REGISTER (A0 THROUGH A3) (Sheet 1 of 2)

Byt	e Bit(s)	Description	Bits 5 through 7	Port	Port Code
0	00 01 02 through 04 05 through 07	Valid bit Unlogged cor error (Not used) Port number	000 001 010 011	0 1 2 3	CP-0 port B CP-0 port A CP-0 port C Standard port 1
1	08 09 10 11	(Not used) Adrs parity byte 4 Adrs Parity byte 5 Adrs bit 35	100 101 110 111	4 5 6 7	CP-1 port B CP-1 port A CP-1 port C Standard port 2
	12 13 14 15	Adrs bit 36 Adrs bit 37 Adrs bit 38 Adrs bit 39			
2	16 17 18 19 20 21 22 23	Adrs bit 40 Adrs bit 41 Adrs bit 42 Adrs bit 43 Adrs bit 44 Adrs bit 45 Adrs bit 46 Adrs bit 47			
.3	24 25 26 27 28 29 30	Adrs bit 48 Adrs bit 49 Adrs bit 50 Adrs bit 51 Adrs bit 52 Adrs bit 53 Adrs bit 54 Adrs bit 55			

### MEM-992, 994, 990E, 995E CEL REGISTER (A0 THROUGH A3) (Sheet 2 of 2)

Byte   Bit(s)   Description					
33 Adrs bit 57 34 Adrs bit 58 4 35 Adrs bit 59 36 Adrs bit 59 36 Adrs bit 60 37 Adrs parity byte 6 38 Adrs parity byte 7 39 (Not used)  40 Syndrome bit 0 41 Syndrome bit 1 42 Syndrome bit 2 5 43 Syndrome bit 2 5 43 Syndrome bit 4 45 Syndrome bit 4 45 Syndrome bit 5 46 Syndrome bit 6 47 Syndrome bit 7 6 48 through 55 (Not used) 7 56 through 63 (Not used)  Register No. Distributor No AD O	Byte	Bit(s)	Description		
4 35 Adrs bit 59 36 Adrs bit 60 37 Adrs bit 59 36 Adrs bit 60 37 Adrs parity byte 6 38 Adrs parity byte 7 39 (Not used)  40 Syndrome bit 0 41 Syndrome bit 1 42 Syndrome bit 2 5 43 Syndrome bit 2 5 43 Syndrome bit 4 45 Syndrome bit 4 45 Syndrome bit 4 45 Syndrome bit 6 47 Syndrome bit 6 A7 Syndrome bit 6 A7 Syndrome bit 7 6 48 through 55 (Not used)  7 56 through 63 (Not used)  Register No. Distributor No A0 0 A1 1 1 A2 2 2		32 33			
37 Adrs parity byte 6 38 Adrs parity byte 7 39 (Not used)  40 Syndrome bit 0 41 Syndrome bit 1 42 Syndrome bit 1 43 Syndrome bit 2 5 43 Syndrome bit 4 45 Syndrome bit 4 45 Syndrome bit 5 46 Syndrome bit 5 46 Syndrome bit 6 47 Syndrome bit 7 6 48 through 55 (Not used) 7 56 through 63 (Not used)  Register No. Distributor No AD A	4	35	Adrs bit 59		
39 (Not used)  40 Syndrome bit 0 41 Syndrome bit 1 42 Syndrome bit 2 5 42 Syndrome bit 2 44 Syndrome bit 3 45 Syndrome bit 4 45 Syndrome bit 5 46 Syndrome bit 6 47 Syndrome bit 6 47 Syndrome bit 7 6 48 through 55 (Not used) 7 56 through 63 (Not used)  Register No. Distributor No AD DISTRIBUTION NO		37	Adrs parity byte 6		
1   Syndrome bit 1   42   Syndrome bit 2   43   Syndrome bit 3   44   Syndrome bit 4   45   Syndrome bit 5   46   Syndrome bit 6   47   Syndrome bit 7   6   48 through 55   (Not used)   Register No. Distributor No   A0   0   A1   1   1   A2   2   2					
Syndrome bit 2   Syndrome bit 3   Syndrome bit 3   Syndrome bit 4   Syndrome bit 5   Syndrome bit 6   Syndrome bit 6   Syndrome bit 6   Syndrome bit 7   Syndrome bit 8   Syndrome bit 9   Synd				•	
45 Syndrame bit 5 46 Syndrame bit 6 47 Syndrame bit 7 6 48 through 55 (Not used) 7 56 through 63 (Not used)  Register No. Distributor No A0 0 A1 1 A2 2 2	5	42	Syndrome bit 2 Syndrome bit 3		
47 Syndrame bit 7 6 48 through 55 (Not used) 7 56 through 63 (Not used) Register No. Distributor No A0 A1 A2 A2 A2 A2		45	Syndrome bit 5		
7 56 through 63 (Not used) Register No. Distributor No			Syndrome bit 6 Syndrome bit 7		
A0 0 A1 1 A2 2	6	48 through 55	(Not used)		
A1 1 A2 2	7	56 through 63	(Not used)	Register No.	Distributor No.
					0
					2 3

Noninterleaved mode (Not used on 990E, 995E)

Write byte 0 Check byte/syndrome control

Force adrs to cor error log (MEM-990, 990E, 995E)

850A, 860A, 870A) (refer to bit 05) (Not used (MEM-990, 990E, 995E) Priority port (MEM-835 only)

Timing margins (MEM-835 through 860, 840S, 845S, 855S, 840A,

Timing margins (MEM-835 through 860, 840S, 845S, 855S, 840A,

Description

Dsbl SECDED

(Not used)

01

10

lii

(00

01

10 Wide

(ii Wide

Dsbl parity checking

Read byte 0

Read syndrome

Normal

850A, 860A, 870A)

Normal

Narrow

Byte

0

Bit(s)

00

01

02

06

08 through 15

ō
2
58
Ξ
0
4

6
0
٠
58
F
-
0

### MEM-835, 840, 845, 850, 855, 860, 990, 840S, 845S, 855S, 840A, 850A, 860A, 870A, 992, 994, 990E, 995E EC REGISTER (20) (Sheet 2 of 2)

Byte	Bit (s)	Description
2	16 17 18 19 20 through 23	Bit vector for half-speed port 0 (MEM-835 only) Bit vector for half-speed port 1 (MEM-835 only) Bit vector for half-speed port 2 (MEM-835 only) Bit vector for half-speed port 3 (MEM-835 only) (Not used)
3	24 through 31	(Not used)
	32	Bit vector for port 0 dsbl (MEM-835, 990, 990E, 995E), port dsbl on CP-0 (MEM-840 through 860, 840S, 845S, 855S, 840A, 850A, 860A, 870A)
	33	Bit vector for port 1 dsbl (MEM-835, 990, 990E, 995E), port dsbl on CP-1 (MEM-855, 860, 860A, 870A)
	34	Bit vector for port 2 dsbl (MEM-835, 990, 990E, 995E), standard port dsbl (STDP) (MEM-840 through 860, 840S, 845S, 855S, 840A, 850A, 860A, 870A)
4	35	Bit vector for port 3 dsbl (MEM-835, 990, 990E, 995E), port dsbl on IOU (MEM-840 through 860, 840S, 845S, 855S, 840A, 850A, 860A, 870A)
	36	(Not used)
	37	Dsbl refresh (MEM-840 through 860, 840S, 845S, 855S, 840A, 850A, 870A only)
	38	Suppress cor error reporting to ports
	39	Dsbl cor error log
5	40 through 47	(Not used)
6	48 through 55	(Not used)
7	56 through 63	(Not used)

Byte	Bit(s)	Description	
	00	Valid bit	
	01	Unlogged uncor error	
	02	Illegal fctn (MEM-835, 845, 855), multiple-bit mem error	
		(MEM-840, 850, 860, 840s, 845s, 855s, 840A, 850A, 860A, 870A)	
	03	Multiple-bit error (MEM-835, 845, 855), CMC PE (MEM-840, 850,	
	••	860, 840s, 845s, 855s, 840a, 850a, 860a, 870a)	
0	04	Mem bounds fault (MEM-835, 845, 855), CSU PE (MEM-840, 850, 860,	
•	••	840S, 845S, 855S, 840A, 850A, 860A, 870A)	
	05	1st level PE (MEM-835), CMC PE (MEM-845, 855), port number	
		(MEM-840, 850, 860, 840s, 845s, 855s, 840A, 850A, 860A, 870A)	
		(same as CEL and UEL2)	
	06	2nd level PE (MEM-835), CSU PE (MEM-845, 855), port number	
	-	(MEM-840, 850, 860, 840s, 845s, 855s, 840A, 850A, 860A, 870A)	
		(same as CEL and UEL2)	
	07	Common mem request from port bfr (MEM-835), common mem adrs bit	
	•	01 (MEM-845, 855), port number (MEM-840, 850, 860, 840s, 845s,	
		855S, 840A, 850A, 860A, 870A) (same as CEL and UEL2)	
		osso, over, oser, over, (same as can and obar,	
	08 through 10	Port number (MEM-835, 845, 855) (same as CEL and UEL2), adrs plus	
		parity (MEM-840, 850, 860, 840s, 845s, 855s, 840A, 850A, 860A,	
		870A)	
1	11.12	Adrs plus parity, (not used)	
•	13,14	Adrs plus parity, array pak sel	
	15	Adrs plus parity, chip row sel	
		was bras barrell outh ron ser	

### NOTE

CYBER 170/180 models 845/855 normally have a model 30 memory. The models 845/855 with memory upgrade have a model 31 memory. For models 845/855 with the models 31 memory, use the models 840, 850, 860, 870A bit configuration.

#### MEM-835, 840, 845, 850, 855, 860, 840S, 845S, 855S, 840A, 850A, 860A, 870A UEL1 REGISTER (A4) (Sheet 2 of 4)

Byte	Bit(s)	Description
2	16 17 through 23	Adrs plus parity, chip row sel Adrs plus parity, chip column adrs
3	24 through 28 29 30 31	Adrs plus parity, chip row adrs Adrs plus parity, chip row adrs Adrs bit 57, chip row adrs Adrs bit 58, bank
4	32 33 34 35 36 37	Adrs bit 59, bank Adrs bit 60, bank Adrs parity, parity 4 Adrs parity, parity 5 Adrs parity, parity 6 Adrs parity, parity 7

#### NOTE

CYBER 170/180 models 845/855 normally have a model 30 memory. The models 845/855 with memory upgrade have a model 31 memory. For models 845/855 with the model 31 memory, use the models 840, 850, 860, 8408, 8458, 8558, 840A, 850A, 860A, 870A bit configuration.

Byte	Bit(s)	Description	
	38 39	PE byte position* PE byte position*	
5	40 41 42 through 47	PE byte position* PE byte position* Data-in PE bits	
* Bits	38 - 41	MEM-835	MEM 840-860, 840S, 845S, 855S, 840A, 850A, 860A, 870A
	1111 1110 1110 1110 1100 1100 1100 1001 1001 1001 0011 0101 0101 0101 0001 0001 0001	No error Feth code PE Mark PE Mark Dept Mark Dept Mark Dept Mark Dept BP Mark Dept BP Mars Dyte 5 PE Adrs Dyte 7 PE Data byte 1 PE Data byte 1 PE Data byte 2 PE Data byte 3 PE Data byte 4 PE Data byte 4 PE Data byte 5 PE Data byte 5 PE Data byte 6 PE Data byte 7 PE Tag PE	Tag PE Write data byte 7 PE (Not used) (Not used) (Not used) (Not used) (Not used) (Not used) Adra byte 3 PE Adra byte 2 PE Adra byte 1 PE Adra byte 0 PE (Not used) Mark PE Fetn code PE No error

#### MEM-835, 840, 845, 850, 855, 860, 840S, 845S, 855S, 840A, 850A, 860A, 870A UEL1 REGISTER (A4) (Sheet 4 of 4)

Byte	Bit(s)	Description
	48,49	Data-in PE bits
6	50 through 55	Mark bits
	56.57	Mark bits
7	58	Mark parity bit
	59 through 62	Fctn bits
	63	Fctn parity bit

Byte	Bit(s)	Description
	00	Valid bit
	01	Unlogged uncor error
	02	Partial-write PE (MEM-835, 845, 855), illegal fctn (MEM-840, 850, 860,
	03	840S, 845S, 855S, 840A, 850A, 860A, 870A) Data-out path PE (MEM-835, 840, 845, 855), bounds fault (MEM-840, 850, 860, 840S, 845S, 855S, 840A, 850A, 860A, 870A)
0	04	(Not used) 0 port 0
	05	Not used (MEM-835, 845, 855), port number (MEM-840, 850, 860)) 1 Port 1
	06	Not used (MEM-835, 845, 855), port number (MEM-840, 850, 860) 2 Port 2
	07	Not used (MEM-835, 845, 855), port number (MEM-840, 850, 860, 3 port 3
		840S, 845S, 855S, 840A, 850A, 860A, 870A) } 4 (Not used)
	08	Not used (MEM-840, 850, 860), port number (MEM-835, 845, 855) 5 (Not used)
	09	Not used (MEM-840, 850, 860), port number (MEM-835, 845, 855) 6 No request
1	10	Not used (MEM-840, 850, 860), port number (MEM-835, 845, 855) 7 Refresh
	11,12	Adrs plus parity, (not used)
	13,14	Adrs plus parity, array pak sel
	15	Adrs plus parity, chip row sel
	16	Adrs plus parity, chip row sel

#### NOTE

CYBER 170/180 models 845/855 normally have a model 30 memory. The models 845/855 with memory upgrade have a model 31 memory. For models 845/855 with the model 31 memory, use the models 840, 850, 860, 840s, 845s, 855s, 840A, 850A, 860A, 870A bit configuration.

#### MEM-835, 840, 845, 850, 855, 860, 840S, 845S, 855S, 840A, 850A, 860A, 870A UEL2 REGISTER (A8) (Sheet 2 of 2)

Byte	Bit(s)	Description	
	32,33	Adrs plus parity, bank	
	34	Adrs plus parity, (not used	£
	35	Adrs plus parity, parity 5	
4	36	Adrs plus parity, parity 6	
	37	Adrs plus parity, parity 7	
	38	Data-out path PE, byte 0	
	39	Data-out path PE, byte 1	
	40	Data-out path PE, byte 2	
	41	Data-out path PE, byte 3	
	42	Data-out path PE, byte 4	
5	43	Data-out path PE, byte 5	
	44	Data-out path PE, byte 6	
	45	Data-out path PE, byte 7	
	46	Partial-write PE, byte 0	
	47	Partial-write PE, byte 1	
	48	Partial-write PE, byte 2	
	49	Partial-write PE, byte 3	
	50	Data-out path PE, byte 4	
6	51	Partial-write PE, byte 5	
	52	Partial-write PE, byte 6	
	53	Partial-write PE, byte 7	
	54	Tag PE (MEM-835 only)	
	55	(Not used)	
7	56 through 63	(Not used)	

Byte	Bit(s)	Description	
	00	Valid bit	
0	01 02 through 04 05 through 07	Unlogged cor error (Not used) NEW-845, 855), port number NEW-840, 850, 860, 840s, 845s, 855s, 840A, 850A, 860A, 870A) (refer to detail)	Bits 05 through 07 (Models 840, 850, and 860; CYBER 840s, 845s, 855s, 840a, 850a, 860a, 870a); Bits 08 through 10 (Models 845 and 855) Port
	08 through 10	Port number (MEM-845, 855) (refer to detail), adrs plus parity (MEM-840, 850, 860, 840s, 845s, 855s, 840A, 850A, 860A, 870A)	0 CP-0 1 IOU 2 CP-1 3 Standard por
1	11,12 13,14 15	Adrs plus parity, (not used) Adrs plus parity, array pak sel Adrs plus parity, chip row sel	4 (Not used) 5 (Not used)
2	16 17 through 23	Adrs plus parity, chip row sel Adrs plus parity, chip column adrs	
3	24 through 29 30 31	Adrs plus parity, chip row adrs Adrs bit 57, chip row adrs Adrs bit 58, bank	

#### NOTE

CYBER 170/180 models 845/855 normally have a model 30 memory. The models 845/855 with the memory upgrade have a model 31 memory. For models 845/855 with the models 31 memory, use the 840, 850, 860, 8408, 8458, 8558, 840A, 850A, 860A, 870A bit configuration.

#### MEM-840, 845, 850, 855, 860, 840S, 845S, 855S, 840A, 850A, 860A, 870A CEL REGISTER (A0) (Sheet 2 of 2)

Byte	Bit(s)	Description
	32	Adrs bit 59, bank
	33	Adrs bit 60, bank
	34	Adrs parity, parity 4
4	35	Adrs parity, parity 5
•	36	Adrs parity, parity 6
	37	Adrs parity, parity 7
	38,39	(Not used)
	40,41	(Not used)
	42	Syndrome bit 0
	43	Syndrome bit 1
5	44	Syndrome bit 2
,	45	Syndrome bit 3
	46	Syndrome bit 4
	47	Syndrome bit 5
	48	Syndrome bit 6
6	49	Syndrome bit 7
	50 through 55	(Not used)
7	56 through 63	Not used)
	emeongn e	

# MEM-990 UEL1 REGISTER (A4 THROUGH A7) (Sheet 1 of 2)

Byte	Bit(s)	Description			
0	00 01 02 03 04 05 06	Valid bit Unlogged uncor error Illegal fotn Multiple-bit mem error Mem bounds fault Port Adrs PE CSU PE Adrs bit 33	Bits 8 through 10	Port	Port Code
1	08 through 10 11 12 13 14	Port number Adrs parity, byte 4 Adrs parity, byte 5 Adrs bit 37 Adrs bit 38 Adrs bit 39	000 001 010 011 100 101 110	0 1 2 3 4 5 6	CP-0 port B CP-0 port A CP-0 port C Standard port CP-1 port B CP-1 port A CP-1 port C Standard port
2	16 17 18 19 20 21 22 23	Adrs bit 40 Adrs bit 41 Adrs bit 42 Adrs bit 43 Adrs bit 44 Adrs bit 45 Adrs bit 45 Adrs bit 47			
3	24 25 26 27 28 29 30 31	Adrs bit 48 Adrs bit 49 Adrs bit 50 Adrs bit 51 Adrs bit 51 Adrs bit 52 Adrs bit 53 Adrs bit 54 Adrs bit 55			

# MEM-990 UEL1 REGISTER (A4 THROUGH A7) (Sheet 2 of 2)

Byte	Bit(s)	Description		
	32	Adrs bit 56		
	33	Adrs bit 57		
	34	Adrs bit 58		
4	35	Adrs bit 59		
	36	Adrs bit 60		
	37	Adrs byte 6		
	38	Adrs byte 7		
	39	(Not used)		
	40	Write data PE, byte 0		
	41	Write data PE, byte l		
	42	Write data PE, byte 2		
5	43	Write data PE byte 3		
	44	Write data PE, byte 4		
	45	Write data PE, byte 5		
	46	Write data PE, byte 6		
	47	Write data PE, byte 7		
	48	Read or partial-write data PE	, byte 0	
	49	Read or partial-write data PE		
	50	Read or partial-write data PE	, byte 2	
6	51	Read or partial-write data PE	, byte 3	
	52	Read or partial-write data PE		
	53	Read or partial-write data PE		
	. 54	Read or partial-write data PE		
	55	Read or partial-write data PE	, byte 7	
	56	Adrs PE, byte 4		
	57	Adrs PE, byte 5		
	58	Adrs PE, byte 6	Register No.	Distributor No.
7	59	Adrs PE, byte 7		
	60	Mark PE	A4	. 0
	61	Tag PE	A5	1
	62	Fctn PE	A6	2
	63	Partial-write PE	A7	3

#### MEM-990E, 995E UEL1 REGISTER (A4 THROUGH A7) (Sheet 1 of 2)

Byte	Bit(s)	Description			
	00	Valid bit			
	01	Unlogged uncor error			
	02	Illegal fctn			
0	03	Multiple-bit mem error	Bits 5 through 7	Port	Port Code
	04	Mem bounds fault			
	05 through 07	Port number	→ 000	0	CP-0 port B
			001	1	CP-0 port A
	08	CSU PE	010	2	CP-0 port C
	09	Adrs parity, byte 4	011	3	Standard port 1
1	10	Adrs parity, byte 5	100	4	CP-1 port B
	11	Adrs bit 35	101	5	CP-1 port A
	12	Adrs bit 36	110	6	CP-1 port C
	13	Adrs bit 37	111	7	Standard port 2
	14	Adrs bit 38			
	15	Adrs bit 39			
	16	Adrs bit 40			
	17	Adrs bit 41			
	18	Adrs bit 42			
2	19	Adrs bit 43			
	20	Adrs bit 44			
	21	Adrs bit 45			
	22	Adrs bit 46			
	23	Adrs bit 47			
	24	Adrs bit 48			
	25	Adrs bit 49			
	26	Adrs bit 50			
3	27	Adrs bit 51			
	28	Adrs bit 52			
	29	Adrs bit 53			
	30	Adrs bit 54			
	31	Adrs bit 55			

# MEM-990E, 995E UEL1 REGISTER (A4 THROUGH A7) (Sheet 2 of 2)

Byte	Bit(s)	Description
	32	Adrs bit 56
	33	Adrs bit 57
	34	Adrs bit 58
4	35	Adrs bit 59
	36	Adrs bit 60
	37	Adrs parity, byte 6
	38	Adrs parity, byte 7
	39	Port adrs PE
	40	Write data PE, byte 0
	41	Write data PE, byte l
	42	Write data PE, byte 2
5	43	Write data PE, byte 3
	44	Write data PE, byte 4
	45	Write data PE, byte 5
	46	Write data PE, byte 6
	47	Write data PE, byte 7
	48	Read or partial-write data PE, byte 0
	49	Read or partial-write data PE, byte 1
	50	Read or partial-write data PE, byte 2
6	51	Read or partial-write data PE, byte 3
	52	Read or partial-write data PE, byte 4
	53	Read or partial-write data PE, byte 5
	54	Read or partial-write data PE, byte 6
	55	Read or partial-write data PE, byte 7
	56	Adrs PE, byte 4
	57	Adrs PE, byte 5
	58	Adrs PE, byte 6 Register No. Distributor No.
7	59	Adrs PE, byte 7
	60	Mark PE A4 0
	61	Tag PE A5 1
	62	Fctn PE A6 2
	63	Partial-write PE A7 3

# IOU-810 THROUGH 830 TM REGISTER (A0) (Sheet 1 of 2)

Byte	Bit(s)	Description
0 '	00 through 07	(Not used)
1	08 through 15	(Not used)
2	16 through 23	(Not used)
3	24 through 31	(Not used)
4	32 through 39	(Not used)
5	40 through 47	(Not used)
	48 through 50	(Not used)
6	51 52 through 55	Logical barrel and bits (IOU-810 through 830) Logical PP, 00 through 11 (IOU-810 through 830)

# IOU-810 THROUGH 830 TM REGISTER (A0) (Sheet 2 of 2)

Byte	Bit(s)	Description	
	56 through 58	(Not applicable)	Detail, bits 60 through 63 TOU-815, 825: invert parity
7 7	59 60 61 62	Test code (IOU-810, 830) (not available) Not used (IOU-815, 825) Test code (IOU-810, 830) (not available) Test code (IOU-815, 825) (refer to detail) Test code (IOU-815, 825) (refer to detail) Test code (IOU-816, 830) (not available) Test code (IOU-815, 825) (refer to detail) Test code (IOU-815, 825) (refer to detail)	0 (Not used) 1 Invert Y rgtr parity 2 Invert PP to chan parity 3 Invert A rgtr parity at output of A adder and shifter 4 Force error at firmware parity checker 5 Force error at A shifter cont ROM parity checker 6 Invert CM feth code parity 7 Force zero CM addrs-in parity (4 bits) 8 Force error at bounds rgtr parity checker Jinvert O rgtr parity at output of O mux A Invert CM tag-in parity B Force zero CM data-in parity (8 bits)
			C Invert data-out parity (bytes 0 through 7) D-F (Not used)

#### IOU-810 THROUGH 860 OI REGISTER (12) (Sheet 1 of 2)

Byte	Bit(s)	Description
0	00 through 07	(Not used)
1	08 through 15	(Not used)
2	16 through 19 20 21 22 23	(Not used) Barrel 3, PP25 through 3 Barrel 2, PP20 through 2 Barrel 1, PP5 through 11 Barrel 0, PP0 through 4
3	24 25 26 27 28 29 30	Channel 7 Channel 6 Channel 5 Channel 4 Channel 3 Channel 2 Channel 1

# IOU-810 THROUGH 860 OI REGISTER (12) (Sheet 2 of 2)

Byte	Bit(s)	Description
	32 33 34 35 36 37 38 39	Channel 17 (Not used) Channel 15 (Not used) Channel 13 Channel 12 Channel 11 Channel 11
5	40 41 42 43 44 45 46 47	Channel 27 Channel 26 Channel 25 Channel 24 Channel 23 Channel 22 Channel 21 Channel 20 Channel 20
6	48 through 51 52 53 54 55	(Not used) Channel 33 Channel 32 Channel 31
7	56 through 58 59 60 61 62 63	(Not used) Radial interface 5, 6 (835 through 860), not used (810 through 830) Radial interface 2, 3 (810 through 830), radial interface 3,4 (835 through 860) Radial interface 0,1 (810 through 830), radial interface 1,2 (835 through 860) Two-port mux
	0.5	CC545 controller

Byte	Bit(s)	Description
0	00 through 02 03 04 05 06 07	(Not used) Mask vector, barrel 0 PP4 (IOU-810 through 860) Mask vector, barrel 0 PP3 (IOU-810 through 860) Mask vector, barrel 0 PP2 (IOU-810 through 860) Mask vector, barrel 0 PP1 (IOU-810 through 860) Mask vector, barrel 0 PP0 (IOU-810 through 860)
1	08 through 10 11 12 13 14	(Not used) Mask vector, barrel 0 PP11 (IOU-810 through 830), B1 PP4 (IOU-835 through 860) Mask vector, barrel 0 PP10 (IOU-810 through 830), B1 PP3 (IOU-835 through 860) Mask vector, barrel 0 PP7 (IOU-810 through 830), B1 PP2 (IOU-835 through 860) Mask vector, barrel 0 PP6 (IOU-810 through 830), B1 PP1 (IOU-835 through 860) Mask vector, barrel 0 PP5 (IOU-810 through 830), B1 PP0 (IOU-835 through 860)
2	16 through 18 19 20 21 22 23	(Not used) Mask vector, barrel 1 PP4 (IOU-810 through 830), B2 PP4 (IOU-835 through 860) Mask vector, barrel 1 PP3 (IOU-810 through 830), B2 PP3 (IOU-835 through 860) Mask vector, barrel 1 PP2 (IOU-810 through 830), B2 PP2 (IOU-835 through 860) Mask vector, barrel 1 PP1 (IOU-810 through 830), B2 PP1 (IOU-835 through 860) Mask vector, barrel 1 PP0 (IOU-810 through 830), B2 PP0 (IOU-835 through 860)
	24 through 26 27 28 29 30 31	(Not used) Mask vector, barrel 1 PP11 (10U-810 through 830), B3 PP4 (10U-835 through 860) Mask vector, barrel 1 PP10 (10U-810 through 830), B3 PP3 (10U-835 through 860) Mask vector, barrel 1 PP7 (10U-810 through 830), B3 PP2 (10U-835 through 860) Mask vector, barrel 1 PP6 (10U-810 through 830), B3 PP1 (10U-835 through 860) Mask vector, barrel 1 PP5 (10U-810 through 830), B3 PP0 (10U-835 through 860) Mask vector, barrel 1 PP5 (10U-810 through 830), B3 PP0 (10U-835 through 860)

# IOU-810 THROUGH 860 FSM (18) (Sheet 2 of 3)

Byte	Bit(s)	Desci	ription		
	32	Mask	vector,	channel	7
	- 33	Mask	vector,	channel	6
	34	Mask	vector,	channel	5
4	35	Mask	vector,	channel	4
	36	Mask	vector,	channel	3
	37	Mask	vector,	channel	2
	38	Mask	vector,	channel	1
	39	Mask	vector,	channel	0
	40	Mask	vector,	channel	17
	41	(Not	used)		
	4.2	Mask	vector,	channel	15
5	43	(Not	used)		
	44	Mask	vector,	channel	13
	45	Mask	vector,	channel	12
	46	Mask	vector,	channel	11
	47	Mask	vector,	channel	10

Byte	Bit(s)	Description
	48	Mask vector, channel 27
	49	Mask vector, channel 26
	50	Mask vector, channel 25
6	51	Mask vector, channel 24
	52	Mask vector, channel 23
	53	Mask vector, channel 22
	54	Mask vector, channel 21
	55	Mask vector, channel 20
	56	(Not used)
	57	Mask vector, radial interface 5/6 (IOU-835 through 860) not used (IOU-810 through 830)
	58	Mask vector, radial interface 3/4 (IOU-835 through 860), not used (IOU-810 through 830)
7	59	Mask vector, radial interface 2/3 (IOU-810 through 830), 1/2 (IOU-835 through 860)
	60	Mask vector, channel 33
	61	Mask vector, channel 32
	62	Mask vector, channel 31
	63	Mask vector, channel 30

This page left blank intentionally.

Description

Byte

Bit(s)

0	00 through 02 03 04 05 06 07	(Not used) Bit vector, BO PP4 (IGU-810 through 860) Bit vector, BO PP3 (IGU-810 through 860) Bit vector, BO PP3 (IGU-810 through 860) Bit vector, BO PP1 (IGU-810 through 860) Bit vector, BO PP1 (IGU-810 through 860) Bit vector, BO PP0 (IGU-810 through 860)
1	08 through 10 11 12 13 14	(Not used) Bit vector, BO PP11 (IOU-810 through 830), B1 PP4 (IOU-835 through 860) Bit vector, BO PP10 (IOU-810 through 830), B1 PP3 (IOU-835 through 860) Bit vector, BO PP7 (IOU-810 through 830), B1 PP2 (IOU-835 through 860) Bit vector, BO PP6 (IOU-810 through 830), B1 PP1 (IOU-835 through 860) Bit vector, BO PP5 (IOU-810 through 830), B1 PP0 (IOU-835 through 860)
2	16 through 18 19 20 21 22 23	(Not used) Bit vector, Bl PP4 (IOU-810 through 830), B2 PP4 (IOU-835 through 860) Bit vector, Bl PP3 (IOU-810 through 830), B2 PP3 (IOU-835 through 860) Bit vector, Bl PP2 (IOU-810 through 830), B2 PP2 (IOU-835 through 860) Bit vector, Bl PP1 (IOU-810 through 830), B2 PP1 (IOU-835 through 860) Bit vector, Bl PP1 (IOU-810 through 830), B2 PP1 (IOU-835 through 860)
3	24 through 26 27 28 29 30 31	(Not used) Bit vector, Bl PP11 (IOU-810 through 830), B3 PP4 (IOU-835 through 860) Bit vector, Bl PP10 (IOU-810 through 830), B3 PP3 (IOU-835 through 860) Bit vector, Bl PP7 (IOU-810 through 830), B3 PP2 (IOU-835 through 860) Bit vector, Bl PP5 (IOU-810 through 830), B3 PP1 (IOU-835 through 860) Bit vector, Bl PP5 (IOU-810 through 830), B3 PP1 (IOU-835 through 860)

# IOU-810 THROUGH 860 OSB REGISTER (21) (Sheet 2 of 2)

Byte	Bit(s)	Description
4	32 through 39 40 through 45	(Not used) (Not used)
5	46 47	OS boundary adrs (36) OS boundary adrs (37)
6	48 through 55	OS boundary adrs (38 through 45)
7	56 through 63	OS boundary adrs (46 through 53)

# IOU-810 THROUGH 860 S REGISTER (40)

Byte	Bit(s)	Description
0	00 through 07	(Not used)
1	08 through 15	(Not used)
2	16 through 23	(Not used)
3	24 through 30 31	(Not used) Battery on line (IOU-810 and 830)
4	32 through 37 38, 39	(Not used) Int rgtr (A, P, Q, K)
5	40 through 47	Int rgtr (A, P, Q, K)
6	48 through 55	Int rgtr (A, P, Q, K)
7	56 57 58 59	LDS bit Timing margin - fast (IOU-835 through 860) Timing margin - slow (IOU-835 through 860) Barrel reconfiguration (IOU-810 through 860)
	60 61 through 63	PP reconfiguration (IOU-810 through 830), barrel reconfiguration (IOU-835 through 860) PP reconfiguration (IOU-810 through 860)

Byte	Bit(s)	Description
0	00 through 02 03 04 05 06 07	(Not used) Error, B0 PP4 (IOU-810 through 860) Error, B0 PP3 (IOU-810 through 860) Error, B0 PP2 (IOU-810 through 860) Error, B0 PP1 (IOU-810 through 860) Error, B0 PP1 (IOU-810 through 860) Error, B0 PP0 (IOU-810 through 860)
1	08 through 10 11 12 13 14 15	(Not used) Error, B0 PP11 (IOU-810 through 830). B1 PP4 (IOU-835 through 860) Error, B0 PP10 (IOU-810 through 830), B1 PP3 (IOU-835 through 860) Error, B0 PP7 (IOU-810 through 830), B1 PP2 (IOU-835 through 860) Error, B0 PP6 (IOU-810 through 830), B1 PP1 (IOU-835 through 860) Error, B0 PP5 (IOU-810 through 830), B1 PP0 (IOU-835 through 860)
2	16 through 18 19 20 21 22 23	(Not used) Error, Bl PP4 (IOU-810 through 830), B2 PP4 (IOU-835 through 860) Error, Bl PP3 (IOU-810 through 830), B2 PP3 (IOU-835 through 860) Error, Bl PP3 (IOU-810 through 830), B2 PP2 (IOU-835 through 860) Error, Bl PP1 (IOU-810 through 830), B2 PP1 (IOU-835 through 860) Error, Bl PP0 (IOU-810 through 830), B2 PP0 (IOU-835 through 860)
3	24 through 26 27 28 29 30 31	(Not used) Error, Bl PPl1 (IOU-810 through 830), B3 PP4 (IOU-835 through 860) Error, Bl PPl0 (IOU-810 through 830), B3 PP3 (IOU-835 through 860) Error, Bl PP7 (IOU-810 through 830), B3 PP2 (IOU-835 through 860) Error, Bl PP6 (IOU-810 through 830), B3 PP1 (IOU-835 through 860) Error, Bl PP6 (IOU-810 through 830), B3 PP0 (IOU-835 through 860) Error, B1 PP5 (IOU-810 through 830), B3 PP0 (IOU-835 through 860)

# IOU-810 THROUGH 860 FS1 REGISTER (80) (Sheet 2 of 4)

Byte	Bit(s)	Description
	32	Error on YJ (IOU-815, 825), on CL pak OS bounds rgtr or CM adrs
	33	(IOU-810, 830), on 7VDO (IOU-835 through 860) Error on YG (IOU-815, 825), on CR pak A, R, Q, or P barrel or G mux or shift cont ROM (IOU-810, 830), on 7VEO (IOU-835 through 860)
	34 35	Firmware error (on CP pak for IOU-810, 830), microcode or code adrs PP mem data-out error on YM (IOU-815, 825, 835 through 860), PP mem
		data in or out error on CM pak (IOU-810, 830)
4	36	PPM error on YP (IOU-815, 825), on CP pak chan data or bit 34 (IOU-810, 830), on 7VGO (IOU-835 through 860)
	37	Error on YH (IOU-815, 825), data conversion error on CP pak (IOU-810, 830), on 7VJO (IOU-835 through 860)
	38	PP mem adrs error (IOU-815, 825, 835 through 860), not used (IOU-810 and 830)
	39	PP mem data-in error (on CM pak for IOU-810, 830)
	40 through 44	(Not used)
5	45 46	Error on CL pak, OS bounds violation (IOU-810, 830) Error on CL pak, OS bounds adrs (IOU-810, 830)
	47	ADU barrel priority, ROM PE (IOU-835 through 860), not used (IOU-810 through 830)

Byte	Bit(s)	Description
	48	CM data-out error on DD paks, (IOU-810, 830) CM read-bfr error (IOU-835 through 860), not used (IOU-815, 825)
	49	Uncorrected CM read error
	50	Uncorrected CM write error
	51	CM reject
6	52	Input CM tag error (IOU-835 through 860), CM tag-out error (IOU-810 through 830)
	53	CM response code error
	54	CM data-in error (IOU-815, 825), CM data-out error (IOU-835 through 860), not used (IOU-810 and 830)
	55	CM adrs-out and/or funct. code-out error (IOU-835 through 860), not used (IOU-810 through 830)
	56	CM data-out error (IOU-815, 825), data-in error (IOU-835 through 860), not used (IOU-810 and 830), byte 0
	57	CM data-out error (IOU-815, 825), data-in error (IOU-835 through 860), not used (IOU-810 and 830), byte 1
	58	CM data-out error (IOU-815, 825), data-in error (IOU-835 through 860), not used (IOU-810 and 830), byte 2
	59	CM data-out error (IOU-815, 825), data-in error (IOU-835 through 860), not used (IOU-810 and 830), byte 3
7	60	CM data-out error (IOU-815, 825), data-in error (IOU-835 through 860), not used (IOU-810 and 830), byte 4
	61	CM data-out error (IOU-815, 825), data-in error (IOU-835 through 860), not used (IOU-810 and 830), byte 5
	62	CM data-out error (IOU-815, 825), data-in error (IOU-835 through 860), not used (IOU-810 and 830), byte 6
	63	CM data-out error (IOU-815, 825), data-in error (IOU-835 through 860), not used (IOU-810 and 830), byte 7

#### IOU-810 THROUGH 860 FS1 REGISTER (80) (Sheet 4 of 4)

#### Notes on Error Analysis (IOU-810 and 830):

35, 39 = PP Mem Data In

35,  $\overline{39}$  = PP Mem Data Out

34, 36 = Microcode PE

36,  $\overline{34}$  = Chan data PE, CP or any chan (CJ,CH,CQ) pak

#### Rgtr Analysis Examples (IOU-810 and 830):

80 = 00 00 10 00 00 00 04 00. CM Response code PE - PP 24 failed - DC pak in CM, CN pak in IOU.

80 = 00 02 00 00 11 00 00 00. PP Mem data in PE - PP 6 failed - CM, CP or CR in Barrel 0 or DD in CM.

 $80 = 10\ 00\ 00\ 00\ 41\ 00\ 00\ 00$ . PP Mem data out PE - PP 4 failed = PP mem bank 2. CM pak in Barrel 0.

80 = 1F 1F 1F 1F 80 00 00 00. OS bounds rgtr or CM Adrs PE - CL pak.

6
õ
r.
ă
-
_
0
-

Byte	Bit(s)	Description
0	00 through 07	(Not used)
1	08 through 15	(Not used)
2	16 through 23	(Not used)
3	24 through 31	(Not used)

IOU-810 THROUGH 860 FS2 REGISTER (81) (Sheet 1 of 2)

# IOU-810 THROUGH 860 FS2 REGISTER (81) (Sheet 2 of 2)

Byte	Bit(s)	Description
	32	Error, channel 7
	33	Error, channel 6
	34	Error, channel 5
4	35	Error, channel 4
	36	Error, channel 3
	37	Error, channel 2
	38	Error, channel 1
	39	Error, channel 0
	40	Error, channel 17
	41	(Not used)
	42	Error, channel 15
	43	(Not used)
. 5	44	Error, channel 13
	45	Error, channel 12
	46	Error, channel 11
	47	Error, channel 10
	48	Error, channel 27
	49	Error, channel 26
	50	Error, channel 25
6	51	Error, channel 24
	52	Error, channel 23
	53	Error, channel 22
	54	Error, channel 21
	55	Error, channel 20
	56	(Not used)
	57	Error, radial interface 5/6 (IOU-835 through 860), not used (IOU-810 through 830)
	58	Error, radial interface 3/4 (IOU-835 through 860), not used (IOU-810 through 830)
7	59	Error, radial interface 1/2 (IOU-835 through 860), 2/3 (IOU-810 through 830)
	60	Error, channel 33
	61	Error, channel 32
	62	Error, channel 31
	63	Error, channel 30

#### IOU-835, 840, 845, 850, 855, 860 TM REGISTER (A0) (Sheet 1 of 2)

Byte	Bit(s)	Description	
0	00 through 07	(Not used)	
1	08 through 15	(Not used)	
2	16 through 23	(Not used)	
3	24 through 31	(Not used)	
4	32 through 39	(Not used)	*Detail, bits 51 through 55 (IOU-835
5	40 through 47	(Not used)   barrel 0	through 860): invert parity
6	48 49 50 51 through 55*	Barrel sel barrel 1 Barrel sel barrel 2 (Not used) barrel 3 Invert PP parity code	1 A-adder input B (PP mem) 2 A-adder input A (A barrel on chan) 3 Shift ROM 4 Firmware ROM (00 through 07) 5 PP mem data to O-adder (B) or 6 P-incrementor 7 O-adder input A (P or O barrel) 8 Firmware ROM (08 through 15) 9 PP mem data A F/W ROM (16 through 35, 46, and 47, 58 through 82) C PP mem data C PP mem data R OATTEL ADDER
			10 Channel data 11 Adrs to PP mem
			12 Data written into PP mem 13 Data to PP mem from CM read bfrs
			14-1F (Not used)

# IOU-835, 840, 845, 850, 855, 860 TM REGISTER (A0) (Sheet 2 of 2)

Byte	Bit(s)	Description	
	56 through 58	Force errors in IOU maint rqtr	0-7 (Not used) 8 Invert mem FCN
	36 Chrough 36	Force errors in 100 maint rgtr	code parity
	59	Force zero chan parity	9 Invert mark parity
			*Detail, bits 60 through 63 (IOU-835 through 860): invert parity
7			A Force ones on CM
			adrs parity B Force ones on CM data parity
	60 through 63*	Invert parity	C Invert tag parity
		•	D Invert write parity ROM parity bit
			E Invert response code parity
			F Invert input data parity

Byte	Bit(s)	Description
0	00 through 07	(Not used)
1	08 through 15	(Not used)
2	16 through 19 20 21 22 23	(Not used) Barrel 3, PP25 through 31 Barrel 2, PP20 through 24 Barrel 1, PP5 through 11 Barrel 0, PP0 through 4
3	24 25 26 27 28 29 30	Channel 7 Channel 6 Channel 5 Channel 4 Channel 3 Channel 1 Channel 1

# IOU (NIO)-840S, 845S, 855S, 840A, 850A, 860A, 870A, 990, 992, 994, 990E, 995E OI REGISTER (12) (Sheet 2 of 2)

Byte	Bit(s)		Description
	32		Channel 17
	33		(Not used)
_	34		Channel 15 (Not used)
4	35 36		Channel 13
	37		Channel 12
	38		Channel 11
	39		Channel 10
	40		Channel 27
	41		Channel 26
	42		Channel 25
	43		Channel 24
	44		Channel 23
	45		Channel 22
	46		Channel 21
	47		Channel 20
	48		Channel code 0
	49		Channel code 1
	50		Channel code 2
	51		Channel code 3
	52		Channel 33 Channel 32
	53		Channel 32 Channel 31
	54		Channel 30
	55		Channel 30
	56		CIO
	57 through	59	(Not used)
	60		Radial interface 4,5,6
	61		Radial interface 1,2,3
	62		Two-port mux CC545 controller
	63		

6	
ó	
70	
õ	
-	
=	
4	

Byte	Bit(s)	Description
0	00 through 02 03 04 05 06 07	(Not used) Mask vector, barrel 0 PP4 Mask vector, barrel 0 PP3 Mask vector, barrel 0 PP2 Mask vector, barrel 0 PP1 Mask vector, barrel 0 PP0
.1	08 through 10 11 12 13 14	(Not used) Mask vector, barrel 1 PP4 Mask vector, barrel 1 PP3 Mask vector, barrel 1 PP2 Mask vector, barrel 1 PP1 Mask vector, barrel 1 PP1
2	16 through 18 19 20 21 22 23	(Not used) Mask vector, barrel 2 PP4 Mask vector, barrel 2 PP3 Mask vector, barrel 2 PP2 Mask vector, barrel 2 PP9 Mask vector, barrel 2 PP0
3	24 through 26 27 28 29 30 31	(Not used) Mask vector, barrel 3 PP4 Mask vector, barrel 3 PP3 Mask vector, barrel 3 PP2 Mask vector, barrel 3 PP1 Mask vector, barrel 3 PP1

Byte	Bit(s)	Description	
	32	Mask vector, channel 7	
	33	Mask vector, channel 6	
	34	Mask vector, channel 5	
4	35	Mask vector, channel 4	
7	36	Mask vector, channel 3	
	37	Mask vector, channel 2	
	38	Mask vector, channel 1	
	39	Mask vector, channel 0	
	39	Musik Vectory chamner o	
	40	Mask vector, channel 1	7
	41	(Not used)	
5	42	Mask vector, channel 1	5
-	43	(Not used)	
	44	Mask vector, channel 1	3
	45	Mask vector, channel 1	2
	46	Mask vector, channel 1	1
	47	Mask vector, channel 1	0
	48	Mask vector, channel 2	7
	49	Mask vector, channel 2	
	50	Mask vector, channel 2	5
	51	Mask vector, channel 2	4
6	52	Mask vector, channel 2	
	53	Mask vector, channel 2	
	54	Mask vector, channel 2	
	55	Mask vector, channel 2	0
	56	MAC mask vector	
	57	(Not used)	
	58	Mask vector, radial in	terface 4/5/6
7	59	Mask vector, radial in	
	60	Mask vector, channel 3	
	61	Mask vector, channel 3	2
	62	Mask vector, channel 3	
	63	Mask vector, channel 3	0

Byte	Bit(s)	Description
0	00 through 02 03 04 05 06 07	(Not used) Bit vector, barrel 0 PP4 Bit vector, barrel 0 PP3 Bit vector, barrel 0 PP2 Bit vector, barrel 0 PP1 Bit vector, barrel 0 PP0
1	08 through 10 11 12 13 14	(Not used) Bit vector, barrel 1 PP4 Bit vector, barrel 1 PP3 Bit vector, barrel 1 PP2 Bit vector, barrel 1 PP1 Bit vector, barrel 1 PP0
2	16 through 18 19 20 21 22 23	(Not used) Bit vector, barrel 2 PP4 Bit vector, barrel 2 PP3 Bit vector, barrel 2 PP2 Bit vector, barrel 2 PP1 Bit vector, barrel 2 PP0
3	24 through 26 27 28 29 30 31	(Not used) Bit vector, barrel 3 PP4 'Bit vector, barrel 3 PP3 Bit vector, barrel 3 PP2 Bit vector, barrel 3 PP1 Bit vector, barrel 3 PP1 Bit vector, barrel 3 PP0

#### IOU (NIO)-840S, 845S, 855S, 840A, 850A, 860A, 870A, 990, 992, 994, 990E, 995E OSB REGISTER (21) (Sheet 2 of 2)

Byte	Bit(s)	Description
4	32 through 39	(Not used)
	40 through 45	(Not used)
5	46	OS boundary adrs 36
	47	OS boundary adrs 37
	48	OS boundary adrs 38
	49	OS boundary adrs 39
	50	OS boundary adrs 40
6	51	OS boundary adrs 41
	52	OS boundary adrs 42
	53	OS boundary adrs 43
	54	OS boundary adrs 44
	55	OS boundary adrs 45
	56	OS boundary adrs 46
	57	OS boundary adrs 47
	58	OS boundary adrs 48
7	59	OS boundary adrs 49
	60	OS boundary adrs 50
	61	OS boundary adrs 51
	62	OS boundary adrs 52
	63	OS boundary adrs 53

Description

(Not used)

(Not used)

(Not used)

(Not used)

Byte

1

2

Bit(s)

00 through 07

08 through 15

16 through 23

24 through 31

6	
o	
100	
88	
~	
H	
0	

# IOU (NIO)-840S, 845S, 855S, 840A, 850A, 860A, 870A, 990, 992, 994, 990E, 995E EC REGISTER (30) (Sheet 2 of 2)

Byte	Bit(s)	Description
4	32 33 34 35 through 39	8K PP memory System initialized (Not used) PP number
5	40 through 42 43 through 47	(Not used) Chan number
6	48 through 50 51 52 53 54,55	(Not used) Load mode Dump mode Idle mode Rgtr sel (A,P,Q,K)
7	56 57 58 59 60 61 62 63	Clock wide Clock narrow Enbl deadstart/dump/idle Enbl test mode Enbl OS bounds checking Enbl (R) + (A) to FP mem Individual chan MC Enbl PP stop on error

m	
0	

Byte (s)	Bit(s)	Description
0	00 through 07	(Not used)
1	08 through 15	(Not used)
2	16 through 23	(Not used)
3	24 through 31	(Not used)
4	32 through 37	(Not used)
4-6	38 through 55	Int rgtr (A,P,Q,K)
7	56 57 58 59,60 61 through 63	LDS bit Timing margin (fast) Timing margin (slow) PP barrel reconfiguration switches PP reconfiguration switches

This page left blank intentionally.

¢	,	١
		į
ć	۰	

Byte	Bit(s)	Description
0	00 through 02 03 04 05 06 07	(Not used) Error, barrel 0 PP4 Error, barrel 0 PP3 Error, barrel 0 PP2 Error, barrel 0 PP0 Error, barrel 0 PP0
1	08 through 10 11 12 13 14	(Not used) Error, barrel 1 PP4 Error, barrel 1 PP3 Error, barrel 1 PP2 Error, barrel 1 PP1 Error, barrel 1 PP0
2	16 through 18 19 20 21 22 23	(Not used) Error, barrel 2 PP4 Error, barrel 2 PP3 Error, barrel 2 PP2 Error, barrel 2 PP1 Error, barrel 2 PP0
3	24 through 26 27 28 29 30	(Not used) Error, barrel 3 PP4 Error, barrel 3 PP3 Error, barrel 3 PP2 Error, barrel 3 PP1 Error, barrel 3 PP0

# IOU (NIO)-840S, 845S, 855S, 840A, 850A, 860A, 870A, 990, 992, 994, 990E, 995E PS1 REGISTER (80) (Sheet 2 of 2)

Byte	Bit(s)	Description
	32 33	Error detected on JW module Error detected on KR module
	34	Error detected on JA module
4	35	Error detected on KB module
	36	Error detected on JC module
	37	Error detected on JD module
	38	Error detected on JE module
	39	Error detected on JF module
	40	SECDED error barrel 0
	41	SECDED error barrel 1
	42	SECDED error barrel 2
5	43	SECDED error barrel 3
	44	12/16 conversion error
	45	OS bounds violation
	46	OS boundary adrs PE
	47	Firmware error
	48	Response code error
	49	Uncorrected CM read error
	50	Uncorrected CM write error
6	51	CM reject
	52	Data in error - CMI/ADU
	53	Tag in error - CMI/ADU
	54	Data out error - CMI/ADU
	55	Address/function error - CMI/ADU/BAS
	56	Tag out error - CMI/ADU
	57	CMI error - JJ module (AO6)
	58	CMI error - JJ module (A07)
_	59	CMI error - JG module (A08)
7	60	CMI error - JH module (A02)
	61	CMI error - JH module (A03)
	62	CMI error - JH module (A04)
	63	CMI error - JH module (A05)

(Not used)

(Not used)

(Not used)

(Not used)

Byte

2

Bit(s)

00 through 07

08 through 15

16 through 23

24 through 31

,		h
è		5
ż	١	
î		3
١		2
٩	۰	,
¢	•	,

m	
0	
Ü	
00	

### IOH (NIO).840S 845S 855S 840A 850A 860A 870A 990, 992, 994, 990E 995E PS2 REGISTER (81) (Sheet 2 of 2)

Byte Bit(s)	Description
32	Error, channel 7
33	Error, channel 6
3.4	Error, channel 5
4 35	Error, channel 4
36	Error, channel 3
37	Error, channel 2
38	Error, channel 1
39	Error, channel 0
40	Error, channel 17
41	(Not used)
42	Error, channel 15
43	(Not used)
5 44	Error, channel 13
45	Error, channel 12
46	Error, channel 11
47	Error, channel 10
48	Error, channel 27
49	Error, channel 26
50	Error, channel 25
51	Error, channel 24
6 52	Error, channel 23
53	Error, channel 22
54	Error, channel 21
55	Error, channel 20
56	MAC error
57	(Not used)
58	Error, radial interface 4/5/6
7 59	Error, radial interface 1/2/3
60	Error, channel 33
61	Error, channel 32
62	Error, channel 31
63	Error, channel 30

4	7
4	Ę
å	;
3	×
1	-
ı	
4	=
4	4

Byte	Bit(s)	Description
0	00 through 07	(Not used)
1	08 through 15	(Not used)
2	16 through 23	(Not used)
3	24 through 31	(Not used)
4	32 through 39	(Not used)
5	40 through 47	(Not used)
6	48 through 50 51,52 53 through 55	(Not used) Logical barrel number Logical PP number
7	56,57 58 through 63*	(Not used) Test code

<sup>\*</sup>Details for bits 58 through 63:

NOTE

The test codes, 00-27, apply to barrels 0-3.

Test Code(s)	Function
00	(Not used)
01	Invert chan to PP parity at generator
02	Invert PP to chan parity at generator
03	Invert PPM to R rgtr parity at generator
04	Invert PPM parity at checker
05	Invert microcode data parity at checker

#### IOH (NIO)\_RAIS 8455 8555 8404 8504 8604 8704 990, 992, 994, 990E, 995E TM REGISTER (A0) (Sheet 2 of 3)

Test Code(s)	Function
06	Invert PPM parity at generator
07	Invert CM fctn code parity at generator
10	Invert Y rgtr parity at generator
11	Invert A rgtr parity at generator
12	Invert shift control ROM parity at checker
13	Invert Q rgtr parity at generator
14	Invert P rgtr parity at generator
15	Invert G ratr partity at generator
16	Invert R to Y parity at generator
17	Invert PPM adrs parity at checker
20	Invert tag out parity at generator (ADU) JE pak
21	Invert data-in parity at generator (ADU) JF pak
22	Invert central mem adrs
23	Invert SECDED code to PP mem
24 through 27	(Not used)

## NOTE

The test codes, 30-37, apply to the CMI.

Test Code(s)	Function
30	Force CM request priority/resynch error
31	Force tag in PE
32	Force tag out PE
33	Force response code PE
34	Invert form out parity bit
35	Force adrs out parity bit low
36	Force data in parity bit low
37	Force data out parity bit low

## NOTE

The test codes, 40-47, apply to the MAC.

Test Code(s)	Function
40	Invert chan parity
41	Invert MR write parity
42	Invert nano code parity
43	Invert read parity bit
. 44	Invert chan 15 data bus parity at checker
45	Invert R/I read data parity
46	Invert R/I read data parity
47	(Not used)
	NOTE

The test codes, 50-57, apply to the ADU/CMI.

Test Code(s)	Function
50	Force central mem request (ADU) JD pak
51	Force tag in PE (ADU) JD pak
52	Force response code parity error (ADU) JD pak
53	Block D5 FULL (ADU) JD pak
54	Force CMC busy at CMI
55	Force OSB adrs PE
56	Set inhibit PP CM request
57	Clear inhibit PP CM request

This page left blank intentionally.

Ф.	
ò	
5	
82	
10	
ч	

Byte	Bit(s)	Description
0	00 through 07	(Not used)
1	08 through 15	(Not used)
2	16 through 21 22 23	(Not used) Barrel 1 Barrel 0
3	24 25 26 27 28 29 30	Channel 7 Channel 6 Channel 5 Channel 4 Channel 3 Channel 2 Channel 1 Channel 0

# IOU (CIO)-840A, 850A, 860A, 870A, 990, 992, 994, 990E, 995E OI REGISTER (16) (Sheet 2 of 2)

Byte	Bit(s)	Description	
	32	Channel 17	
	33	(Not used)	
	34	Channel 15	
4	35 through 37	(Not used)	
-	38	Channel 11	
	39	Channel 10	
5	40 through 47	(Not used)	
		Code	Type
	48	Channel code 0 )	
	49	Channel code 103	ISI
6	50	Channel code 2	170
	51	Channel code 3 07	IPI
	52 through 55	(Not used)	
7	56 through 63	(Not used)	

Byte	Bit(s)	Description
0	00 through 02 03 04 05 06 07	(Not used) Mask vector, barrel 0 PP4 Mask vector, barrel 0 PP3 Mask vector, barrel 0 PP2 Mask vector, barrel 0 PP9 Mask vector, barrel 0 PP0
1 4	08 through 10 11 12 13 14	(Not used) Mask vector, barrel 1 PP4 Mask vector, barrel 1 PP3 Mask vector, barrel 1 PP2 Mask vector, barrel 1 PP1 Mask vector, barrel 1 PP1
2	16 through 23	(Not used)
3	24 through 31	(Not used)

# IOU (CIO)-840A, 850A, 860A, 870A, 990, 992, 994, 990E, 995E FSM REGISTER (1C) (Sheet 2 of 2)

Byte	Bit(s)		Desci	iption		
	32		Mask	vector,	channel	7
	33		Mask	vector,	channel	6
	34		Mask	vector.	channel	5
4	35		Mask	vector.	channel	4
	36		Mask	vector.	channel	3
	37		Mask	vector.	channel	2
	38				channel	
	39		Mask	vector,	channel	0
	40 through	45	(Not	used)		
5	46		Mask	vector.	channel	11
	47		Mask	vector,	channel	10
6	48 through	55	(Not	used)		
7.	56 through	63	(Not	used)		

6	
0	
U	
œ	
-	
-	
0	
4	

Ву	rte	Bit(s)		Description
0		00 through 03 04 05 06 07	02	(Not used) Bit vector, barrel 0 PP4 Bit vector, barrel 0 PP3 Bit vector, barrel 0 PP2 Bit vector, barrel 0 PP1 Bit vector, barrel 0 PP0
1		08 through 11 12 13 14 15	10	(Not used) Bit vector, barrel 1 PP4 Bit vector, barrel 1 PP3 Bit vector, barrel 1 PP2 Bit vector, barrel 1 PP1 Bit vector, barrel 1 PP1 Bit vector, barrel 1 PP0
2		16 through	23	(Not used)
3		24 through	31	(Not used)
4		32 through	39	(Not used)
5		40 through	47	(Not used)
6		48 through	55	(Not used)
7		56 through	63	(Not used)

This page left blank intentionally.

Description

(Not used)

(Not used)

(Not used)

(Not used)

Byte

2

3

Bit(s)

00 through 07

08 through 15

16 through 23

24 through 31

9	
٩	
•	٠
ŝ	
3	×
ŝ	=
٥	•

# IOU (CIO)-840A, 850A, 860A, 870A, 990, 992, 994, 990E, 995E EC REGISTER (34) (Sheet 2 of 2)

Byte	Bit(s)	Description
	32	Constant ONE
4	33 through 35	(Not used)
	36 through 39	PP number
5	40 through 43	(Not used)
	44 through 47	Channel number
	44 chrough 47	chamics hamber
	48 through 50	(Not used)
	51	Load mode
6	52	Dump mode
7	53	Idle mode
	54,55	Rgtr sel (A,P,Q,K)
	56 57	(22-4
	56,57	(Not used)
	58	Enbl deadstart/dump/idle
7	59	Enbl test mode
	60	Enbl OS bounds checking
	61	Enbl (R)+(A) to PP mem
	62	Individual chan MC
	63	Enbl error stop

σ
C
4
9
2
Ξ
ċ
-

Byte (s)	Bit(s)	Description
0	00 through 07	(Not used)
1	08 through 15	(Not used)
2	16 through 23	(Not used)
3	24 through 31	(Not used)
4	32 through 37	(Not used)
4-6	38 through 55	Int rgtr (A,P,Q, or K)
7	56 through 63	(Not used)

This page left blank intentionally.

Description

(Not used) Error, barrel 0 PP4 Error, barrel 0 PP3 Error, barrel 0 PP2 Error, barrel 0 PP1 Error, barrel 0 PP0

(Not used)

(Not used)

(Not used)

Error, barrel 1 PP4 Error, barrel 1 PP3

Error, barrel 1 PP2 Error, barrel 1 PP1 Error, barrel 1 PP0

Byte

0

1

2

3

Bit(s)

04

05 06 07 08 through 10

00 through 02

16 through 23

24 through 31

m	
ō	
-	
_	
ч	

0
6
ä
=
-

### IOU (CIO)-840A, 850A, 860A, 870A, 990, 992, 994, 990E, 995E FS1 REGISTER (84) (Sheet 2 of 2)

Byte	Bit(s)	Description
	32 33 34	Error detected on JW module Error detected on KR module (Not used)
4	35 36 37 38 39	Error detected on KB module Error detected on JC module Error detected on JD module Error detected on JE module Error detected on JF module
5 	40 41 42,43 44 45 46 47	SECDED error barrel 0 SECDED error barrel 1 (Not used) 12/16 conversion error OS bounds violation OS boundary adrs PE Firmware error
6	48 49 50 51 52 53 54 55	Response code error Uncorrected CM read error Uncorrected CM write error CM reject Data in error - CMI/ADU (Not used) Data out error - CMI/ADU Address/funci- CMI/ADU/BAS
7	56 through 63	(Not used)

Φ
2
ភ
8
Ħ
0
4

Byte	Bit(s)	Description
0	00 through 07	(Not used)
1	08 through 15	(Not used)
2	16 through 23	(Not used)
3	24 through 31	(Not used)
4	32 33 34 35 36 37 38 39	Error, channel 7 Error, channel 6 Error, channel 5 Error, channel 4 Error, channel 3 Error, channel 2 Error, channel 1 Error, channel 0
5	40 through 45 46 47	(Not used) Error, channel 11 Error, channel 10
6 .	48 through 55	(Not used)
7	56 through 63	(Not used)

This page left blank intentionally.

Byte	Bit(s)	Description
0	00 through 07	(Not used)
1	08 through 15	(Not used)
2	16 through 23	(Not used)
3	24 through 31	(Not used)
4	32 through 39	(Not used)
5	40 through 47	(Not used)
6	48 through 50 51,52 53 through 55	(Not used) Logical barrel number Logical PP number
7	56,57 58 through 63*	(Not used) Test code

<sup>\*</sup>Details for bits 58-63:

### IOU (CIO)-8404 8504 8504 8704 990 992 994 990E 995E TM REGISTER (A4) (Sheet 2 of 2)

# NOTE

The test codes, 00 through 27, apply to barrels 0 through 3.

Test Code(s)	Function
00	(Not used)
01	Invert chan to PP parity at generator
02	Invert PP to chan parity at generator
03	Invert PPM to rgtr parity at generator
04	Invert PPM parity at checker
05	Invert microcode data parity at checker
06	Invert PPM parity at generator
07	Invert CM fctn code parity at generator
10	Invert Y rgtr parity at generator
11	Invert A rgtr parity at generator
12	Invert shift control ROM parity at checker
13	Invert Q rgtr parity at generator
14	Invert P rgtr parity at generator
15	Invert G rgtr parity at generator
16	Invert R to Y parity at generator
17	Invert PPM adrs parity at checker
20	Invert tag out parity at generator (ADU) JE pak
21	Invert data-in parity at generator (ADU) JF pak
22	Invert central mem adrs
23	Invert SECDED code to PP mem
24 through 27	(Not used)

# P OTTRCB09

# ISI CHANNEL ADAPTER

Byte(s)	Bit(s)	Description
	00,01	(Not used)
	02	Uncorrected CM error
	03	CM reject
0 .	04	Invalid CM response
	05	Response code PE
	06	CMI read data PE
	07	TM compare error
	08	Overflow error
	09	ISI input
	10	ISI timeout
	11	JY data error
1	12	BAS PE
	13	JZ error
	14	JY error
	15	JX error
2	16 through 23	(Not used)
	24	(Not used)
	25	Input bfr full
	26	Pause
3	27	Sync in
	28	Sync out
	29	Command sequence
	30	Select active
	31	Select hold

# IOU (CIO)-840A, 850A, 860A, 870A, 990, 992, 994, 990E, 995E CHANNEL 0 THROUGH 11 S REGISTERS (B0 THROUGH B9) (Sheet 2 of 6)

### ISI CHANNEL ADAPTER

Byte (s)	Bit(s)	Description
	32	(Not used)
	33	Echo mode
	34	Output mode
4	35	PP mode
	36	DMA mode
	37	Non-interlocked mode
	38	T rgtr empty
	39	Transfer in progress
	40 through 43	(Not used)
	44	Active flag
5	45	Full flag
	46	Error flag
	47	Chan flag
	48	Enbl cache invalidate
	49	Port B enbl
	50	Dsbl ISI
6	51	Enbl test mode
	52	Inhibit TM incr
	53	Inhibit sync out
	54	Inhibit out request cnt
	55	Enbl idle mode
	56	Enbl force error codes
	57,58	(Not used)
	59	Force error 0
7	60	Force error 1
	61	Force error 2
	62	Force error 3
	63	Force error 4

## 170 CHANNEL ADAPTER

Byte(s)	Bit(s)	Description
0	00,01 02 03 04 05 06	(Not used) Uncorrected CM Error CM reject Invalid response Any response code PE CMI read data PE Clock fault
1	08 09 10 11 12 13 14	Overflow error Input data error 1//16 conversion error A//16 conversion error BAS PE BE BE BE BE BOAT
2	16 through 23	PP word counter bits 56 through 63
3	24 through 27 28 29 30 31	(Not used) Output buffer full Input buffer full Data available to channel Fast transfer

# IOU (CIO)-840A, 850A, 860A, 870A, 990, 992, 994, 990E, 995E CHANNEL 0 THROUGH 11 S REGISTERS (B0 THROUGH B9) (Sheet 4 of 6)

## 170 CHANNEL ADAPTER

Byte(s)	Bit(s)	Description
	32	External clock present
	33	Test mode
	34	PP word count = 0
4	35	DMA output
	36	DMA input
	37	DMA halted
	38	T register empty
	39	Transfer in progress
		reamorer in progress
	40.41	(Not used)
	42	Full T
	43	Full II
. 5	44	Active
	45	Full I or Full II
	46	Error flag
	47	Channel flag
	47	Chamier rrag
	48	Enable cache invalidate
	49	(Not used)
	50	60-bit mode
	51	
6		Enable test clock
	52	Disable external clock
	53	Block full out
	54	Enable overflow
	55	Disable error register clear
	56	Enable force error codes
7	57,58	(Not used)
	60 through 63	Force error code bits 0 through 4

### IPI CHANNEL ADAPTER

Byte (s)	Bit(s)	Description
0	00 01 02 03 04 05 06	(Not used) Illegal function or sequence Uncorrected CM Error CM reject Invalid response code CM response code PE CM read data PE IPI error
1	08 09 10 11 12 13 14	DMA register PE MAC status PE Timeout A/D data error BAS reject PE LZ board error LX board error LX board error
2	16 17 18 19 20 21 22, 23	Buffer count PE (Not used) Sync count PE Period count PE Function upper PE Function lower PE (Not used)
3	24 25 26 27 28 29 30	Lost data ICI upper data PE ICI lower data PE IPI sequence error IPI bus A PE IPI bus B PE Illegal operation (Not used)

# IOU (CIO)-840A, 850A, 860A, 870A, 990, 992, 994, 990E, 995E CHANNEL 0 THROUGH 11 S REGISTERS (B0 THROUGH B9) (Sheet 6 of 6)

## IPI CHANNEL ADAPTER

Byte(s)	Bit(s)	Description
	32, 33 34 35	(Not used) Output mode (Not used)
4	36	DMA/IPI mode
	37	DMA/IPI inactive
	38	T prime register empty
	39	Transfer in progress
	40 through 43	(Not used)
	44	Active
5	45	Full
	46	Error
	47	Flag
	48 49	Enable cache invalidate (Not used)
	50	Disable timeout
6	51	Enable test mode
	52	Inhibit test mode increment
	53	Enable transfer in progress flag
	54	Enable T prime empty flag
	55	(Not used)
		Error
	56 57	Attention
	58	
7		Buffer not empty
/	59	Select out Slave in
	60	
	61	Master out
	62	Sync in
	63	Sync out

CORPORATE HEADQUARTERS P.O. BOX O MINNEAPOLIS, MINNESOTA 55440

SALES OFFICES AND SERVICE CENTERS IN MAJOR CITIES THROUGHOUT THE WORLD

PRINTED IN U.S.A.